EXHIBIT 5

(FILED UNDER SEAL)

(12) United States Patent

Solomon et al.

US 11,093,417 B2 (10) Patent No.:

(45) Date of Patent: Aug. 17, 2021

(54) MEMORY MODULE WITH DATA BUFFERING

(71) Applicant: Netlist, Inc., Irvine, CA (US)

Inventors: **Jefferey C. Solomon**, Irvine, CA (US); Jayesh R. Bhakta, Cerritos, CA (US)

Assignee: Netlist, Inc., Irvine, CA (US)

Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 41 days.

Appl. No.: 16/695,020

(22)Filed: Nov. 25, 2019

(65)**Prior Publication Data**

> US 2020/0192834 A1 Jun. 18, 2020

Related U.S. Application Data

(63) Continuation of application No. 15/857,519, filed on Dec. 28, 2017, now Pat. No. 10,489,314, which is a (Continued)

(51) **Int. Cl.** G06F 12/00 (2006.01)G06F 13/16 (2006.01)(Continued)

(52) U.S. Cl. CPC G06F 13/1673 (2013.01); G06F 12/00 (2013.01); G06F 13/00 (2013.01); (Continued)

(58) Field of Classification Search

CPC G06F 13/1673; G06F 12/00; G06F 13/00; G06F 13/4243; G06F 13/4282; G11C 5/04; G11C 7/1072; G11C 15/00

See application file for complete search history.

(56)References Cited

U.S. PATENT DOCUMENTS

8/1980 Bennett et al. 4,218,740 A 2/1981 Gentili et al. 4,249,253 A (Continued)

FOREIGN PATENT DOCUMENTS

1 816 570 A2 JP 2009-237492 9/1997 (Continued)

OTHER PUBLICATIONS


US 6,832,284 B1, 12/2004, Perego et al. (withdrawn) (Continued)

Primary Examiner — Gurtej Bansal (74) Attorney, Agent, or Firm — USCH Law, PC

ABSTRACT

A memory module operable to communicate data with a memory controller via a N-bit wide memory bus comprises memory devices arranged in a plurality of N-bit wide ranks. The memory module further comprises logic configurable to receive a set of input address and control signals associated with a read or write memory command and output registered address and control signals and data buffer control signals. The memory module further comprises circuitry coupled between the memory bus and corresponding data pins of memory devices in each of the plurality of N-bit wide ranks. The circuitry is configurable to enable registered transfers of N-bit wide data signals associated with the memory read or write command between the N-bit wide memory bus and the memory devices in response to the data buffer control signals and in accordance with an overall CAS latency of the memory module, which is greater than an actual operational CAS latency of the memory devices.

15 Claims, 23 Drawing Sheets



Page 2

Related U.S. Application Data

continuation of application No. 14/715,486, filed on May 18, 2015, now Pat. No. 9,858,215, which is a continuation of application No. 13/971,231, filed on Aug. 20, 2013, now Pat. No. 9,037,774, which is a continuation of application No. 13/287,081, filed on Nov. 1, 2011, now Pat. No. 8,516,188, which is a continuation of application No. 13/032,470, filed on Feb. 22, 2011, now Pat. No. 8,081,536, which is a continuation of application No. 12/955,711, filed on Nov. 29, 2010, now Pat. No. 7,916,574, which is a continuation of application No. 12/629,827, filed on Dec. 2, 2009, now Pat. No. 7,881,150, which is a continuation of application No. 12/408,652, filed on Mar. 20, 2009, now Pat. No. 7,636,274, which is a continuation of application No. 11/335,875, filed on Jan. 19, 2006, now Pat. No. 7,532,537, which is a continuation-in-part of application No. 11/173,175, filed on Jul. 1, 2005, now Pat. No. 7,289,386, which is a continuation-in-part of application No. 11/075, 395, filed on Mar. 7, 2005, now Pat. No. 7,286,436.

- (60) Provisional application No. 60/645,087, filed on Jan. 19, 2005, provisional application No. 60/588,244, filed on Jul. 15, 2004, provisional application No. 60/550,668, filed on Mar. 5, 2004, provisional application No. 60/575,595, filed on May 28, 2004, provisional application No. 60/590,038, filed on Jul. 21, 2004.
- (51) Int. Cl.

 G11C 5/04 (2006.01)

 G06F 13/00 (2006.01)

 G06F 13/42 (2006.01)

 G11C 7/10 (2006.01)

 G11C 15/00 (2006.01)
- (52) **U.S. CI.**CPC *G06F 13/4243* (2013.01); *G06F 13/4282* (2013.01); *G11C 5/04* (2013.01); *G11C 7/1072* (2013.01); *G11C 15/00* (2013.01); *Y02D 10/00* (2018.01)

(56) References Cited

U.S. PATENT DOCUMENTS

4,368,515	A	1/1983	Nielsen
4,392,212	\mathbf{A}	7/1983	Miyasaka et al.
4,571,676	A	2/1986	Mantellina et al.
4,592,011	\mathbf{A}	5/1986	Mantellina et al.
4,633,429	A	12/1986	Lewandowski et al.
4,670,748	A	6/1987	Williams
4,706,214	\mathbf{A}	11/1987	Kassai
4,739,473	A	4/1988	Ng
4,866,603	A	9/1989	Chiba
4,958,322	A	9/1990	Kosugi et al.
4,961,172	Α	10/1990	Shubat et al.
4,961,204	A	10/1990	Tanaka et al.
4,980,850	A	12/1990	Morgan
5,060,188	A	10/1991	Zulian et al.
5,247,643	A	9/1993	Shottan
5,272,664	Α	12/1993	
5,313,624	A	5/1994	Harriman
5,345,412	A	9/1994	Shiratsuchi
5,357,478		10/1994	Kikuda et al.
5,388,072	A	2/1995	Matick et al.
5,388,240		2/1995	Olderdissen et al.
5,392,252		2/1995	Rimpo et al.
5,426,753		6/1995	Moon
5,463,590	Α	10/1995	Watanabe

5,483,497 A	1/1996	Mochizuki et al.
5,485,589 A	1/1996	Kocis et al.
5,495,435 A	2/1996	
		Sugahara
5,513,135 A	4/1996	Dell et al.
5,532,954 A	7/1996	Bechtolsheim et al.
5,537,584 A	7/1996	Miyai et al.
5,541,448 A	7/1996	Carpenter
5,559,970 A	9/1996	Sharma
5,572,691 A	11/1996	Koudmani
5,581,498 A	12/1996	Ludwig et al.
5,590,071 A	12/1996	Kolor et al.
5,602,999 A	2/1997	Hyatt
5,617,559 A	4/1997	Le et al.
5,617,555 A		
5,630,096 A	5/1997	Zuravleff
5,638,534 A	6/1997	Mote, Jr.
5,649,159 A	7/1997	Le et al.
5,655,153 A	8/1997	Sandorfi
5,699,542 A	12/1997	Mehta et al.
, ,		
	12/1997	Bertin et al.
5,703,826 A	12/1997	Hush et al.
5,717,851 A	2/1998	Yishay et al.
5,724,604 A	3/1998	Moyer
5,745,914 A	4/1998	Connolly et al.
5,729,716 A	5/1998	Lee et al.
5,764,590 A	6/1998	Iwamoto et al.
5,784,705 A	7/1998	Leung
5,802,395 A	9/1998	Connolly et al.
5,802,541 A	9/1998	Reed
5,805,520 A	9/1998	Anglada et al.
5,822,251 A	10/1998	Bruce et al.
5,905,401 A	5/1999	Sher
RE36,229 E	6/1999	Cady
5,909,388 A	6/1999	Mueller
5,926,827 A	7/1999	Dell et al.
	7/1999	Katayama
5,953,215 A	9/1999	Karabatsos
5,953,280 A	9/1999	Matsui
5,958,025 A	9/1999	Sonobe
5,959,930 A	9/1999	Sakurai
5,963,464 A	10/1999	Dell et al.
5,966,736 A	10/1999	Gittinger et al.
5,973,392 A	10/1999	Senba et al.
5,974,493 A	10/1999	Okumura et al.
6,011,710 A	1/2000	Wiggers
6,018,787 A	1/2000	Ip
		Li
	3/2000	
6,061,754 A	5/2000	Cepulis
6,070,217 A	5/2000	Connolly et al.
6,070,227 A	5/2000	Rokicki
6,097,652 A	8/2000	Roh
6,108,745 A	8/2000	Gupta et al.
6,115,278 A		Deneroff et al.
	9/2000	
6,134,638 A	10/2000	Olarig et al.
6,141,245 A	10/2000	Bertin
6,151,271 A	11/2000	Lee
6,154,418 A	11/2000	Li
6,154,419 A	11/2000	Shakkarwar
6 172 257 D1		
6,173,357 B1	1/2001	Ju
6,185,654 B1	2/2001	Van Doren
6,188,641 B1	2/2001	Uchida
6,205,516 B1	3/2001	Usami
6,209,074 B1	3/2001	Dell et al.
6,223,650 B1	5/2001	Johnson
6,226,709 B1	5/2001	Goodwin et al.
6,226,736 B1	5/2001	Niot
6,233,650 B1	5/2001	Johnson et al.
6,247,088 B1	6/2001	Seo et al.
6,260,127 B1	7/2001	Olarig et al.
6,262,938 B1	7/2001	Lee
6,317,352 B1	11/2001	Halbert et al.
6,349,051 B1	2/2002	Klein
6,381,140 B1	4/2002	Liao
6,400,637 B1	6/2002	Akamatsu et al.
6,408,356 B1	6/2002	Dell
6,414,868 B1	7/2002	Wong et al.
6,415,374 B1	7/2002	Faue et al.
6,438,062 B1	8/2002	Karabatsos
	9/2002	Karabatsos
6,446,158 B1		renanarana

6,446,184 B2

9/2002 Dell et al.

US 11,093,417 B2 Page 3

(56) Refer	rences Cited	7,133,972 B2		Jeddeloh
HC DATE	NT DOCUMENTS	7,142,461 B2 7,149,841 B2	11/2006	Janzen LaBerge
U.S. PATEI	NI DOCUMENTS	7,167,967 B2		Bungo et al.
6,453,381 B1 9/20	02 Yuan et al.	7,181,591 B2	2/2007	Tsai
	02 Kolor et al.	7,191,302 B2 7,200,021 B2	3/2007	Usami Raghuram
	02 Tokutome et al.	7,200,021 B2 7,225,303 B2	5/2007	
	02 Halbert et al. 02 Perego et al.	7,227,910 B2	6/2007	
	03 Coteus et al.	7,254,036 B2	8/2007	Pauley et al.
6,526,473 B1 2/20	03 Kim	7,266,639 B2		Raghuram Zitlaw et al.
6,530,007 B2 3/20	O3 Olarig et al. Raynham et al.	7,272,709 B2 7,281,079 B2		Bains et al.
	03 Gillingham	7,286,436 B2		Bhakta et al.
	03 Dodd et al.	7,289,386 B2		Bhakta et al.
	03 Dodd et al.	7,334,150 B2 7,346,750 B2		Ruckerbauer et al. Ishikawa
	03 Hasegawa et al. 03 Dodd et al.	7,356,639 B2		Perego et al.
	03 Ryan	7,370,238 B2		Billick et al.
6,625,081 B2 9/20	03 Roohparvar et al.	7,379,361 B2		Co et al.
	03 Halbert et al.	7,437,591 B1 7,461,182 B2	10/2008	Wong Fukushima et al.
	03 Lee 03 Ware et al.	7,464,225 B2	12/2008	
	03 Ellis et al.	7,471,538 B2	12/2008	Hofstra
6,658,509 B1 12/20	03 Bonella et al.	7,532,537 B2		Solomon et al.
	04 Shen	7,619,912 B2 7,636,274 B2		Bhakta et al. Solomon et al.
	04 Mehta et al. 04 Wong et al.	7,864,627 B2		Bhakta et al.
	04 Halbert et al.	7,865,674 B2		Gower et al.
6,704,910 B2 3/20	04 Hong	7,881,150 B2		Solomon et al.
	04 Li et al. 04 Underwood	7,916,574 B1 8,001,434 B1		Solomon et al. Lee et al.
	04 Lai	8,089,795 B2	1/2012	Rajan
	04 Estakhri	8,130,560 B1	3/2012	
	04 Klein	8,189,328 B2 8,233,303 B2	5/2012 7/2012	Kanapathippillai
	04 Lai et al. 04 Halbert et al.	8,250,295 B2		Amidi et al.
	04 Halbert et al.	8,417,870 B2		Lee et al.
	04 Wu et al.	8,516,185 B2		Lee et al.
	04 Jacobs et al.	8,516,188 B1 8,756,364 B1		Solomon et al. Bhakta et al.
	04 Nakata et al. 04 Coteus et al.	8,856,464 B2		Karamcheti
	04 Lamb et al.	9,606,907 B2	3/2017	Lee et al.
6,813,196 B2 11/20	04 Park et al.	2001/0003198 A1	6/2001	
	04 Tanaka	2001/0008006 A1 2001/0050857 A1	7/2001 12/2001	Keeth et al.
	04 Yoo et al. 05 Karabatsos	2001/0052057 A1	12/2001	
6,880,094 B2 4/20	05 LaBerge	2002/0048195 A1	4/2002	
6,889,304 B2 5/20	05 Perego et al.	2002/0088633 A1 2002/0112119 A1		Kong et al. Halbert et al.
	05 Nicolai 05 Wicki et al.	2003/0018845 A1*		Janzen G11C 7/103
	05 Wicki et al. 05 Hosokawa et al.			711/1
6,944,694 B2 9/20	05 Pax	2003/0063514 A1	4/2003	
	05 Manapat et al.	2003/0070052 A1 2003/0090359 A1	4/2003 5/2003	
	05 Lapidus et al. 05 Fukuda et al.	2003/0090879 A1		Doblar et al.
	05 Wong et al.	2003/0191995 A1		Abrosimov et al.
	Dodd et al.	2003/0210575 A1 2004/0000708 A1	11/2003	Seo et al. Rapport et al.
	06 Lee et al. 06 Jakobs	2004/0000708 A1 2004/0037158 A1	2/2004	* *
	06 Kuroda et al.	2004/0098528 A1	5/2004	Janzen
	06 Doblar et al.	2004/0201968 A1	10/2004	
	06 Holman	2005/0010737 A1 2005/0036378 A1		Ware et al. Kawaguchi et al.
	06 Chang et al. 06 Halbert et al.	2005/0050578 A1 2005/0154820 A1		Briggs et al.
7,046,538 B2 5/20	06 Kinsley et al.	2005/0257109 A1	11/2005	Averbuj
7,047,361 B2 5/20	06 Chong et al.	2005/0281096 A1	12/2005	Bhakta et al.
	06 Cogdill et al. 06 Schumacher et al.	2006/0044860 A1 2006/0117152 A1		Kinsley et al. Amidi et al.
	06 Pax	2006/0126369 A1		Raghuram
7,073,041 B2 7/20	06 Dwyer et al.	2006/0129755 A1	6/2006	Raghuram
	06 Ruckerbauer et al.	2006/0179206 A1		Brittain et al.
	06 Klein 06 Lee et al.	2006/0233012 A1 2006/0248969 A1		Tomonori et al. Seo et al.
	06 LaBerge et al.	2006/0248969 A1 2006/0259711 A1	11/2006	
	06 Thompson et al.	2006/0262586 A1		Solomon et al.
7,130,308 B2 10/20	06 Haddock et al.	2006/0267172 A1	11/2006	Nguyen et al.
	06 Nanki et al.	2006/0277355 A1		Ellsberry et al.
7,133,960 B1 11/20	06 Thompson et al.	2007/0058409 A1	3/2007	Ruckerbauer

Page 4

(56)References Cited

U.S. PATENT DOCUMENTS

2007/0070669	A1	3/2007	Tsern
2007/0293094	A1	12/2007	Aekins
2008/0025137	A1	1/2008	Natarajan et al.
2008/0046631	A1	2/2008	Takaku et al.
2008/0104352	A1	5/2008	Talbot
2008/0162790	A1	7/2008	Im
2009/0103387	A1	4/2009	Shau
2010/0070690	A1	3/2010	Amer et al.
2010/0091540	A1	4/2010	Bhakta et al.
2010/0128507	A1	5/2010	Solomon et al.
2011/0016250	A1	1/2011	Lee et al.
2011/0016269	A1	1/2011	Lee et al.
2011/0090749	A1	4/2011	Bhakta et al.
2011/0125966	A1	5/2011	Amidi et al.

FOREIGN PATENT DOCUMENTS

JP	H 10092169 A	9/1997
JР	2010-320270 A	12/1998
JP	10320270 A	12/1998
JP	2000-285674	10/2000
JP	2000-203074 2000311485 A	10/2000
JР	2002-184176	6/2002
JР	2003-007963	1/2003
JP	2008-046989	2/2008
WO	WO 1992/002879	2/1992
WO	WO 1994/007242	3/1994
WO	WO 1995/034030	12/1995
WO	WO 1999/000734	1/1999
WO	WO 1999/030240	6/1999
WO	WO 2002/058069	7/2002
WO	WO 2002/063804	8/2002
WO	WO 2003/017283	2/2003
WO	WO 2003/069484	8/2003
WO	WO 2006/055497	5/2006

OTHER PUBLICATIONS

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibits 1044, 'Deposition Transcript of R. Jacob Baker (Jan. 26, 2019),' filed Feb. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibits 1045, 'Deposition Transcript of R. Jacob Baker (Jan. 12, 2018) in IPR2017-00577 concerning the parent to the '907 Patent,' filed Feb. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibits 1047, 'Certified translation of the Examination Decision issued by the State Intellectual Property Office of the P.R.C. (dated May 30, 2018),' filed Feb. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Petitioners' Reply to Patent Owner's Response, filed Feb. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibits 1043, 'Chart comparing text in Dr. Baker's declaration [Ex. 2002] with identical text in Patent Owner's Response [Paper No. 14],' filed Feb. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibits 1046, 'Final Office Action concerning U.S. Appl. No. 15/470,856 (dated Jul. 27, 2018), filed Feb. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibits 1048, 'Certified translation of the Preliminary Opinion issued by the German Patent and Trademark Office (dated Jan. 8, 2019),' filed Feb. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Petitioners' Request for Oral Argument, filed Feb. 19, 2019. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner Objections to Reply Evidence, filed Feb. 19,

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner Request for Oral Argument, filed Feb. 19, Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner Motion to Exclude, filed Feb. 19, 2019. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Corrected Petitioners' Reply to Patent Owner's Response, filed Feb. 20, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Petitioners' Opposition to Patent Owner's Motion to Exclude, filed Mar. 5, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner's Sur-Reply to Petitioner's Corrected Reply, filed Mar. 8, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner's Reply to Petitioner's Opposition to Motion to Exclude, filed Mar. 12, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibits 3002, 'Patent Owner's Request for Sur Reply,' filed Mar. 1, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Order-Trial Hearing, filed Mar. 22, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Exhibits 1043, 'Deposition Transcript of R. Jacob Baker (Feb. 9, 2019), filed Feb. 22, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Exhibits 1044, 'Declaration of R. Jacob Baker in IPR2017-00577 concerning the parent to the '907 Patent (Oct. 25, 2017),' filed Feb. 22, 2019.

Inter Partes Review of U.S. Pat. No. 9.606,907, Case No. IPR2018-00363, Exhibits 1045, 'Deposition Transcript of R. Jacob Baker in IPR2017-00577 concerning the parent to the '907 Patent (Jan. 12, 2018),' filed Feb. 22, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Exhibits 1046, 'Final Written Decision in IPR2017-00577 invalidating all challenged claims to the parent to the '907 Patent (Jul. 5, 2018),' filed Feb. 22, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Exhibits 1048, 'U.S. Pat. No. 7,133,960,' filed Feb. 22, 2019. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Petitioners' Reply to Patent Owner's Response, filed Feb. 22, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Patent Owner's Objections to Reply Evidence, filed Mar. 1,

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Petitioners' Request for Oral Argument, filed Mar. 4, 2019. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Patent Owner's Request for Oral Argument, filed Mar. 4, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Patent Owner's Motion to Exclude, filed Mar. 4, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Petitioners' Opposition to Patent Owner's Motion to Exclude, filed Mar. 11, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Patent Owner's Sur-Reply to Petitioner's Reply, filed Mar.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Patent Owner's Reply to Petitioner's Opposition to Motion to Exclude, filed Mar. 18, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Order, Trial Hearing, filed Mar. 22, 2019.

Inter Partes Review Case No. IPR2014-00882, Exhibit 1007 to Petition for Inter Partes Review, "Declaration of Dr. Srinivasan Jagannathan," filed on Jun. 22, 2014.

Petition for Inter Partes Review filed on Jun. 22, 2014 for U.S. Pat. No. 7,881,150, Case No. IPR2014-00882 and Case No. IPR2014-01011, and all associated documents including cited references and expert declarations, available at https://ptabtrials.uspto.gov.

Inter Partes Review Case No. IPR2014-00882, Corrected Petition for Inter Partes Review of U.S. Pat. No. 7,881,150, filed on Jul. 8, 2014.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-00882, Patent Owner's Preliminary Response Pursuant to 37 C.F.R. § 42.107, filed Oct. 7, 2014.

Page 5

(56) References Cited

OTHER PUBLICATIONS

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-00882, Decision—Institution of Inter Partes Review 37 C.F.R. § 42.108, issued Dec. 16, 2014.

Inter Partes Review Case No. IPR2014-00882, Patent Owner Response, filed May 8, 2015.

Inter Partes Review Case No. IPR2014-00882, Exhibit 2002, 'Declaration of Professor Carl Sechen,' filed May 8, 2015.

Inter Partes Review Case No. IPR2014-00882, Exhibit 2003, 'Transcript of Videotaped Deposition of Srinivasan Jagannathan, Ph. D,' filed May 8, 2015.

Inter Partes Review Case No. IPR2014-00882, Petitioner Diablo Technologies, Inc.'s Reply to Patent Owner Netlist, Inc.'s Response, filed Jun. 19, 2015.

Inter Partes Review Case No. IPR2014-00882, Exhibit 1022, 'Professor Carl Sechen Deposition Transcript,' filed Jun. 19, 2015.

Inter Partes Review Case No. IPR2014-00882, Exhibit 1023, 'Dr. Srinivasan Jagannathan Supplemental Declaration,' filed Jun. 19, 2015.

Inter Partes Review Case No. IPR2014-00882, Petitioner's Request for Oral Argument, filed Jul. 1, 2015.

Inter Partes Review Case No. IPR2014-00882, Patent Owner's Request for Oral Argument, filed Jul. 3, 2015.

Inter Partes Review Case No. IPR2014-00882, Order—Request for Oral Argument—37 C.F.R. 42.70, filed Jul. 10, 2015.

Inter Partes Review Case No. IPR2014-00882, Record of Oral Hearing, filed Nov. 16, 2015.

Inter Partes Review Case No. IPR2014-00882, Final Written Decision 35 USC 318 and 37 CFR 42.73, filed Dec. 14, 2015.

Inter Partes Review Case No. IPR2014-00882, Netlist Inc.'s Notice of Appeal, filed Feb. 10, 2016.

Inter Partes Review Case No. IPR2014-00883, Exhibit 1011 to Petition for Inter Partes Review, "Declaration of Dr. Srinivasan Jagannathan," filed on Jun. 21, 2014.

Petition for Inter Partes Review filed on Jun. 24, 2014 for U.S. Pat. No. 8,081,536, Case No. IPR2014-00883, and all associated documents including cited references and expert declarations, available at https://ptabtrials.uspto.gov.

Inter Partes Review Case No. IPR2014-00883, Corrected Petition for Inter Partes Review of U.S. Pat. No. 8,081,536, filed on Jul. 8, 2014.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2014-00883, Patent Owner's Preliminary Response Pursuant to 37 C.F.R. § 42.107, filed Oct. 7, 2014.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2014-00883, Decision—Institution of Inter Partes Review 37 C.F.R. § 42.108, issued Dec. 16, 2014.

Inter Partes Review Case No. IPR2014-00883, Patent Owner Response, filed May 8, 2015.

Inter Partes Review Case No. IPR2014-00883, Petitioner Diablo Technologies, Inc.'s Reply to Patent Owner Netlist, Inc.'s Response, filed Jun. 19, 2015.

Inter Partes Review Case No. IPR2014-00883, Exhibit 1025, 'Professor Carl Sechen Deposition Transcript,' filed Jun. 19, 2015.

Inter Partes Review Case No. IPR2014-00883, Exhibit 1026, 'Dr. Srinivasan Jagannathan Supplemental Declaration,' filed Jun. 19, 2015

Inter Partes Review Case No. IPR2014-00883, Petitioner's Request for Oral Argument, filed Jul. 1, 2015.

Inter Partes Review Case No. IPR2014-00883, Patent Owner's Request for Oral Hearing, filed Jul. 3, 2015.

Inter Partes Review Case No. IPR2014-00883, Order—Request for Oral Argument—37 C.F.R. 42.70, filed Jul. 10, 2015.

Inter Partes Review Case No. IPR2014-00883, Record of Oral Hearing, filed Nov. 16, 2015.

Inter Partes Review Case No. IPR2014-00883, Final Written Decision—35 USC 318 and 37 CFR 42.73, filed Dec. 14, 2015.

Inter Partes Review Case No. IPR2014-00883, Netlist Inc.'s Notice of Appeal, filed Feb. 10, 2016.

Inter Partes Review Case No. IPR2014-01011, Exhibit 1007 to Petition for Inter Partes Review, "Declaration of Dr. Srinivasan Jagannathan." filed on Jun. 22, 2014.

Inter Partes Review Case No. IPR2014-01011, Corrected Petition for Inter Partes Review of U.S. Pat. No. 7,881,150, filed on Jul. 8, 2014.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-01011, Patent Owner's Preliminary Response Pursuant to 37 C.F.R. § 42.107, filed Oct. 7, 2014.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-01011, Decision—Institution of Inter Partes Review 37 C.F.R. § 42.108, dated Dec. 16, 2014.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-01011, Exhibit 3001 to Decision—Institution of Inter Partes Review, Excerpts from IEEE Dictionary, issued Dec. 16, 2014.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-01011, Exhibit 3002 to Decision—Institution of Inter Partes Review, Excerpts from IEEE Dictionary, issued Dec. 16, 2014.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-01011, Exhibit 3003 to Decision—Institution of Inter Partes Review, Excerpts from Oxford English Dictionary, issued Dec. 16, 2014. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2014-01011, Exhibit 3004 to Decision—Institution of Inter Partes Review, Excerpts from Oxford English Dictionary, issued Dec. 16, 2014. Inter Partes Review Case No. IPR2014-01011, Patent Owner Response, filed May 8, 2015.

Inter Partes Review Case No. IPR2014-01011, Petitioner Diablo Technologies, Inc.'s Reply to Patent Owner Netlist, Inc.'s Response, filed Jun. 19, 2015.

Inter Partes Review Case No. IPR2014-01011, Exhibit 1027, 'Professor Carl Sechen Deposition Transcript,' filed Jun. 19, 2015. Inter Partes Review Case No. IPR2014-01011, Exhibit 1028, 'Dr. Srinivasan Jagannathan Supplemental Declaration,' filed Jun. 19,

Inter Partes Review Case No. IPR2014-01011, Petitioner's Request for Oral Argument, filed Jul. 1, 2015.

Inter Partes Review Case No. IPR2014-01011, Patent Owner's Request for Oral Hearing, filed Jul. 3, 2015.

Inter Partes Review Case No. IPR2014-01011, Order—Request for Oral Argument—37 C.F.R. 42.70, filed Jul. 10, 2015.

Inter Partes Review Case No. IPR2014-01011, Record of Oral Hearing, filed Nov. 16, 2015.

Inter Partes Review Case No. IPR2014-01011, Final Written Decision—35 USC 318 and 37 CFR 42.73, filed Dec. 14, 2015.

Inter Partes Review Case No. IPR2014-01011, Netlist Inc.'s Notice of Appeal, filed Feb. 10, 2016.

Inter Partes Review Case No. IPR2014-01020, Exhibit 1002 to Petition for Inter Partes Review, "Declaration of Dr. Srinivasan Jagannathan," filed on Apr. 7, 2015.

Inter Partes Review Case No. IPR2014-01020, Exhibit 1023 to Petition for Inter Partes Review, curriculum vitae of Dr. Srinivasan Jagannathan, filed on Apr. 7, 2015.

Inter Partes Review Case No. IPR2014-01020, Exhibit 1025 to Petition for Inter Partes Review, "operational," The Pocket Oxford American Dictionary of Current English, Oxford University Press, 2002, filed on Apr. 7, 2015.

Inter Partes Review Case No. IPR2014-01020, Decision to Institute Inter Partes Review of D U.S. Pat. No. 7,881,150, dated Oct. 8, 2015.

Inter Partes Review Case No. IPR2014-01021, Exhibit 1026 to Petition for Inter Partes Review, curriculum vitae of Dr. Srinivasan Jagannathan, filed on Apr. 7, 2015.

Inter Partes Review Case No. IPR2014-01021, Corrected Exhibit 1002 to Petition for Inter Partes Review, "Declaration of Dr. Srinivasan Jagannathan," filed on Apr. 22, 2015.

Inter Partes Review Case No. IPR2014-01021, Decision to Institute Inter Partes Review of U.S. Pat. No. 8,081,536, dated Oct. 8, 2015. Petition for Inter Partes Review filed on Jun. 24, 2014 for U.S. Pat. No. 8,516,185, Case No. IPR2014-01029, and all associated documents including cited references and expert declarations, available at https://ptabtrials.uspto.gov.

Inter Partes Review Case No. IPR2014-01029, Petition for Inter Partes Review of U.S. Pat. No. 8,516,185, filed on Jun. 24, 2014.

Page 6

(56)References Cited

OTHER PUBLICATIONS

Inter Partes Review Case No. IPR2014-01029, Exhibit 1008 to Petition for Inter Partes Review, "Declaration of Charles J. Neuhauser, Ph.D. under 37 C.F.R. § 1.68," filed on Jun. 24, 2014.

Inter Partes Review Case No. IPR2014-01029, Supplemental Petition for Inter Partes Review of U.S. Pat. No. 8,516,185, filed on Jul.

Inter Partes Review Case No. IPR2014-01029, Patent Owner's Preliminary Response pursuant to 37 C.F.R. § 42.107, filed on Oct.

Inter Partes Review Case No. IPR2014-01029, Decision Denying Institution of Inter Partes Review 37 C.F.R. § 42.108, issued Dec. 16, 2014.

Inter Partes Review Case No. IPR2014-01029, Petitioner's Request for Rehearing pursuant to 37 C.F.R. § 42.71, filed on Jan. 15, 2015. Inter Partes Review Case No. IPR2014-01029, Decision Denying Request for Rehearing, Issued on Mar. 3, 2015.

Inter Partes Review Case No. IPR2014-01369, Decision Denying Institution of Inter Partes Review 37 C.F.R. § 42.108, issued Mar.

Inter Partes Review Case No. IPR2014-01369, Corrected Petition for Inter Partes Review of Claims 1-19 of U.S. Pat. No. 8,516,185, filed on Sep. 22, 2014.

Inter Partes Review Case No. IPR2014-01369, Exhibit 1008 to Corrected Petition for Inter Partes Review, "Declaration of Dr. Nader Bagherzadeh under 37 C.F.R. § 1.68," filed on Sep. 22, 2014. Inter Partes Review Case No. IPR2014-01369, Exhibit 1013 to Corrected Petition for Inter Partes Review, "Webster's II New College Dictionary," filed on Sep. 22, 2014.

Inter Partes Review Case No. IPR2014-01369, Exhibit 1014 to Corrected Petition for Inter Partes Review, "Standard Dictionary of Electrical and Electronics Terms," IEEE 1988, filed on Sep. 22,

Inter Partes Review Case No. IPR2015-0 021, Petition for Inter Partes Review of U.S. Pat. No. 8,081,536, filed on Apr. 7, 2015. Inter Partes Review Case No. IPR2015-01020, Petition for Inter Partes Review of U.S. Pat. No. 7,881,150, filed on Apr. 7, 2015. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Related Matters, filed Apr. 28, 2015.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Patent Owner Response to Petition, filed Feb. 22, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 2001, "Declaration of Professor Carl Sechen," filed

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 2002, "Videotaped Deposition of Srinivasan Jagannathan, Ph.D on Feb. 12, 2016," filed Feb. 22, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 2003, "Videotaped Deposition of Srinivasan Jagannathan, Ph.D on Apr. 20, 2015," filed Feb. 22, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Petitioner's Objections to Evidence, filed Feb. 29, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Petitioner's Reply, filed May 19, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Supplemental Declaration of Dr. Jagannathan, filed May 19,

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, May 10, 2016 Deposition of Carl Sechen, filed May 19,

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Petitioner Request for Oral Argument, filed Jun. 2, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Patent Owner Motion for Observations, filed Jun. 2, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Patent Owner Request for Oral Argument, filed Jun. 2, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 2007, "Deposition of Dr. Srinivasan Jagannathan on May 25, 2016," filed Jun. 2, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Order Trial Hearing, filed Jun. 8, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Patent Owner's Submission on Propriety of Petitioner Reply, filed Jun. 9, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Petitioner's Response to Motion for Observations, filed Jun.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Petitioner's Response to Netlist's Submission, filed Jun. 13,

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Patent Owner's Objections to Petitioner's Demonstrative Exhibits, filed Jun. 23, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Patent Owner's Demonstrative Exhibits, filed Jun. 24, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Petitioner's Updated Exhibit List, filed Jun. 24, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Petitioner's Demonstrative Exhibits, filed Jun. 24, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Record of Oral Hearing, dated Jul. 26, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Final Written Decision, issued Sep. 28, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 3001 to Final Decision, issued Sep. 28, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 3001-2 to Final Decision, issued Sep. 28, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-

01020, Exhibit 3002 to Final Decision, issued Sep. 28, 2016. Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 3003 to Final Decision, issued Sep. 28, 2016.

Inter Partes Review of U.S. Pat. No. 7,881,150, Case No. IPR2015-01020, Exhibit 3004 to Final Decision, issued Sep. 28, 2016.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Patent Owner Response to Petition, filed Feb. 22, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Exhibit 2001, "Declaration of Professor Carl Sechen," filed

Feb. 22, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Petitioner's Objections to Evidence, filed Feb. 29, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Petitioner's Reply, filed May 19, 2016.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Supplemental Declaration of Dr. Jagannathan, filed May 19, 2016.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Petitioner Request for Oral Argument, filed Jun. 2, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Patent Owner Motion for Observations, filed Jun. 2, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Patent Owner Request for Oral Argument, filed Jun. 2, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Patent Owner's Submission on Propriety of Petitioner Reply, filed Jun. 9, 2016.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Petitioner's Response to Motion for Observations, filed Jun. 10, 2016.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Petitioner's Response to Patent Owner's Submission, filed Jun. 13, 2016.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Patent Owner's Objections to Petitioner's Demonstrative Exhibits, filed Jun. 23, 2016.

Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Patent Owner's Demonstrative Exhibits, filed Jun. 24, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-01021, Petitioner's Updated Exhibit List, filed Jun. 24, 2016. Inter Partes Review of U.S. Pat. No. 8,081,536, Case No. IPR2015-

01021, Final Decision, issued Sep. 28, 2016. Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petition for Inter Partes Review, filed Dec. 30, 2016.

Page 8 of 60 PageID #:

US 11,093,417 B2

Page 7

(56)References Cited

OTHER PUBLICATIONS

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Exhibit 1003, "Declaration of Harold S. Stone," filed Dec. 30, 2016.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Exhibit 1008, Declaration of John J. Kelly Regarding Records of Joint Electron Device Engineering Council (JEDEC), filed Dec. 30, 2016.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Decision Institution of Inter Partes Review, filed May 15,

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Exhibit 2001 (Declaration of Professor Carl Sechen), filed

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Patent Owner's Response, filed Sep. 15, 2017.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petitioners' Objections to Evidence, filed Sep. 15, 2017. Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Deposition Transcript of Carl Sechen, filed Dec. 15, 2017. Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petitioner's reply to Patent Owner's Response, filed Dec. 15,

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Supplemental Declaration of Harold S. Stone, filed Dec. 15,

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Xilinx Xilinx CS280 package datasheet (1999), filed Dec.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Exhibit 2004, filed Jan. 9, 2017.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Patent Owner's Motion for Observations, filed Jan. 9, 2017. Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petitioner's Motion to Exclude Certain Inadmissible Testimony of Patent Owner's Expert Carl Sechen, filed Jan. 9, 2017. Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Exhibit 2003, 'Synchronous DRAM Architectures, Organization, and Alternative Technologies,' filed Jan. 18, 2017

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petitioner's Response to Patent Owners Motion for Observations, filed Jan. 23, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Patent Owner's Opposition to Petitioner's Motion to Exclude, filed Jan. 23, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petitioner's Reply in Support of Motion to Exclude Certain Inadmissible Testimony of Patent Owner's Expert Carl Sechen, filed

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petitioner's Demonstratives, filed Feb. 9, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Exhibit 2005, filed Feb. 9, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Patent Owner's Updated Exhibit List, filed Feb. 9, 2018. Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Petitioner's Updated Exhibit List, filed Feb. 9, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Final Written Decision, filed Feb. 14, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Hearing Transcript, filed Feb. 14, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017-00549, Patent Owner's Supplemental Mandatory Notices, filed Apr.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Petition for Inter Partes Review, filed Jan. 5, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Exhibit 1003, "Declaration of Harold S. Stone," filed Jan. 5, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Decision Institution of Inter Partes Review, filed Jul. 7, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Scheduling Order, filed Jul. 7, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Exhibit 2003 (Declaration of R. Jacob Baker, Ph.D., P.E.), filed Oct. 25, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Exhibit 2004 (Deposition of Harold S. Stone, Ph.D.), filed

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Exhibit 2005 (Memory Systems: Cache, DRAM, Disk), filed Oct. 25, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Exhibit 2006 (PC2100 and PC1600 DDR SDRAM Registered DIMM, Design Specification, Revision 1.3, Jan. 2002), filed Oct. 25, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Exhibit 2007 (DRAM Circuit Design: Fundamental and High-Speed Topics), filed Oct. 25, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Patent Owner'S Response, filed Oct. 25, 2017.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Petitioners' Objections to Evidence, filed Oct. 31, 2017. Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Annotated version of Halbert Figure 4 showing 4:1 MUX/ DeMUX and 4 ranks of memory (corrected Ex. 1035), filed Feb. 6,

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Annotated version of Halbert Figure 4 showing 4:1 MUX/ DeMUX and 4 ranks of memory, filed Feb. 6, 2018.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Annotated version of Halbert Figure 4 showing Fast components and Slow components, filed Feb. 6, 2018.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Deposition Transcript of R. Jacob Baker (Jan. 12, 2018.), filed Feb. 6, 2018.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Excerpts from Brent Keeth and R. Jacob Baker, DRAM Circuit Design: A Tutorial (IEEE Press 2001), filed Feb. 6, 2018. Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Oral Testimony of R. Jacob Baker in Certain Memory Modules and Components Thereof, and Products Containing Same, Inv. No. 337-TA-1023 (May 11, 2017), filed Feb. 6, 2018.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Petitioners' Reply to Patent Owner's Response, filed Feb. 6,

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Patent Owner's Objections to Evidence, filed Feb. 13, 2018. Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Patent Owner's Motion to Exclude, filed Feb. 28, 2018. Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Patent Owner's Request for Oral Argument, filed Feb. 28,

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Petitioner's Opposition to Patent Owner's Motion to Exclude, filed Mar. 14, 2018.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Patent Owner's Reply to Opposition to Motion to Exclude, filed Mar. 21, 2018.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Hearing Transcript, filed Apr. 6, 2018.

Inter Partes Review of U.S. Pat. No. 8,516,185, Case No. IPR2017-00577, Termination Decision Document, filed Jul. 7, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Decision Institution of Inter Partes Review, filed Jul. 21, 2017.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Objections to Evidence, filed Nov. 14, 2017. Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Supplemental Objections to Evidence, filed Nov. 14, 2017.

Page 8

(56)References Cited

OTHER PUBLICATIONS

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Deposition of Carl Sechen, Ph.D. taken Dec. 8, 2017, filed Feb. 26, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Deposition of Carl Sechen, Ph.D. taken Feb. 8, 2018., filed Feb. 26, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Google, Inc. et al. v. Netlist, Inc., Appeal 2014-00777, filed Feb. 26, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Reply to Patent Owner's Response, filed Feb.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Patent Owner's Objections to Evidence, filed Mar. 5, 2018. Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Exhibit 2007, Deposition of Harold S. Stone, filed Mar. 19,

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Patent Owner's Motion for Observations, filed Mar. 19,

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Patent Owner's Request for Oral Argument, filed Mar. 19,

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Motion to Exclude, filed Mar. 19, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Patent Owner's Submission on Propriety of Petitioners Reply, filed Mar. 20, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Response to Patent Owner's Submission on Propriety of Petitioner's Reply and Supplemental Stone Declaration 1, filed Mar. 27, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Reply in Support of its Motion to Exclude Certain Inadmissible Testimony of Patent Owner's Expert Carl Sechen, filed Apr. 2, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Updated Mandatory Notices, filed Apr. 2, 2018. Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Petitioner's Response to Patent Owner's Motion for Observations, filed Apr. 2, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Patent Owner's Objection to Petitioner's Demonstratives, filed Apr. 20, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Hearing Transcript, filed Apr. 24, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00667, Final Written Decision, filed Jul. 18, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537, Case No. IPR2017-00668, Decision Institution of Inter Partes Review, filed Jul. 21,

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Petitioner's Objections to Evidence, filed Nov. 14,

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Notice of Deposition of Carl Sechen, filed Jan. 30,

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Petitioner's Supplemental Objections to Evidence, filed Feb. 15, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Petitioner's Reply to Patent Owner's Response, filed Feb. 26, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Patent Owner's Objections to Evidence, filed Mar.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Patent Owner's Motion for Observations, filed Mar. 19, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Patent Owner's Request for Oral Argument, filed Mar. 19, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Patent Owner's Submission on Propriety of Petitioner's Reply, filed Mar. 20, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2. Case No. IPR2017-00668, Petitioner's Response to Patent Owner's Submission on Propriety of Petitioner's Reply and Supplemental Stone Declaration, filed Mar. 27, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Patent Owner's Opposition to Petitioner's Motion to Exclude, filed Apr. 2, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Petitioner's Response to Patent Owner's Motion for Observations, filed Apr. 2, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Petitioner's Reply in Support of its Motion to Exclude Certain Inadmissible Testimony of Patent Owner's Expert Carl Sechen, filed Apr. 9, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2. Case No. IPR2017-00668, Patent Owner's Objections to Petitioner's Demonstratives, filed Apr. 20, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Hearing Transcript, filed Apr. 24, 2018.

Inter Partes Review of U.S. Pat. No. 7,532,537B2, Case No. IPR2017-00668, Final Written Decision, filed Jul. 18, 2018.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017.-00549, Xilinx CoolRunner XPLA3 CPLD product specification (2000), filed Dec. 15, 2017.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017.-00549, Xilinx Programmable Logic Design Quick Start Handbook (2004), filed Dec. 15, 2017.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017.-00549, Xilinx Xilinx TQFP package datasheet (2000), filed Dec. 15, 2017.

Inter Partes Review of U.S. Pat. No. 8,756,364, Case No. IPR2017.-00549, Xilinx Xilinx VQFP package datasheet (2002), filed Dec. 15, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1022, Decision Denying Institution of Inter Partes Review, filed Dec. 16, 2014.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1023, Decision Denying Institution of Inter Partes Review, filed Mar. 9, 2015.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1024, Excepts from the Hearing in Certain Memory Modules and Components Thereof, and Products Containing Same, filed May 8, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1025, Complainant Netlist, Inc., Initial Post-Hearing Brief, filed May 30, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1026, Respondents' Post-Hearing Brief, filed May 30, 2017.

Inter Partes Review of U.S. Pat. No. 9.606,907, Case No. IPR2018-00362, Declaration of Dr. Harold Stone, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1003: Declaration of Dr. Harold Stone, filed Dec. 22,

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1027, Demonstrative-Graphics-from-hynix-posthearing-brief, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1028, Netlist-reply-post-hearing-brief, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1029, Respondent's Reply Post-Hearing Brief, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1030, High-Quality Versions of Demonstrative-Graphics-from-hynix-reply-post-hearing-brief, filed Dec. 22, 2017.

Document 467-3

Page 9

(56) References Cited

OTHER PUBLICATIONS

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1031, Institution of the '185 patent, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1032, Final Written Decision, *Diablo Techs., Inc* v. *Netlist Inc.*, Paper No. 33, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1033, Decision, *Netlist Inc.*, v. *Diablo Techs., Inc.*, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1034, Netlist's Infringement Claim Chart of , filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1035, Stone, H.S. Microcomputer Interfacing, Reading, MA Addison Wesley, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1039, Intel E7525 Memory Controller Hub (MCH) Chipset Datasheet, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1040, Initial Determination, Certain Memory Modules and Components Thereof, and Products Containing Same, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1041, MEMORY-SYSTEMS-Cache-DRAM-Disk, Bruce Jacobs et al., filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1042, Direct DRAM Datasheet, Bruce Jacobs et al., filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Petition, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 1011: JEDEC Standard DDR2 SDRAM Specification, JESD79-2B (Jan. 2005), filed Dec. 27, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Notice of Accorded Filing Date, filed Jan. 10, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner's Preliminary Response, filed Apr. 10, 2018. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Granting Institution of Inter Partes Review, filed Jun. 29, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner's Objection to Petition Evidence, filed Jul. 16, 2018

Inter Partes Review of U.S. Pat. No. 9,606,907 B2, Case No. IPR2018-00362, and Case No. IPR2018-00363, Exhibit 3001, 'email from Mehran Arjomand,' filed Jul. 30, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907 B2, Case No. IPR2018-00362, and Case No. IPR2018-00363, Exhibit 3001, 'email from Michael D. Hatcher,' filed Jul. 30, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Order 37 C.F.R. 42.5, filed Aug. 2, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner's Supplemental Mandatory Notices, filed Sep. 17, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 2002: Declaration of R. Jacob Baker, Ph.D, P.E., filed Oct. 19, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 2003: Deposition of Harold S. Stone, Ph. D, Oct. 5, 2018., filed Oct. 19, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 2004: United States International Trade Commission, Inv. No. 337-TA-1089, Joint List of Claim Terms for Construction and Proposed Constructions, filed Oct. 19, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Exhibit 2005: United States International Trade Commission, Inv. No. 337-TA-1089, Order No. 17: Construing Terms of the Asserted Patents, filed Oct. 19, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Patent Owner's Response, filed Oct. 19, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Paper 30, 'Record of Oral Hearing,' filed Jun. 27, 2019, 131 pgs.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00362, Paper 29, 'Termination Decision Document,' filed Jun. 27, 2019, 94 pgs.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Petition, filed Dec. 22, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Patent Owner's Preliminary Response, filed Apr. 10, 2018. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Decision Granting Institution of Inter Partes Review, filed Jun. 29, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00363, Order, Trial Hearing, filed Mar. 1, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Curriculum Vitae of Dr. Harold Stone, filed Dec. 27, 2017. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Declaration of Dr. Harold Stone, filed Dec. 27, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, File History of U.S. Pat. No. 9,606,907, filed Dec. 27, 2017. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Petition, filed Dec. 27, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Patent Owner's Preliminary Response, filed May 7, 2018. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Decision Granting Institution of Inter Partes Review, filed Aug. 6, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Patent Owner's Objections to Petition Evidence, filed Aug. 21, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Patent Owner's Supplemental Mandatory Notices, filed Sep. 17, 2018

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Exhibit 2001: Annotated Fig. 4 of U.S. Pat. No. 7,024,518—Halbert, filed Nov. 16, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Exhibit 2002: Declaration of R. Jacob Baker, Ph.D, P.E., filed Nov. 16, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364, Patent Owner's Response, filed Nov. 16, 2018.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00364 Exhibits 1043, 'Deposition Transcript of R. Jacob Baker (Feb. 9, 2019.),' filed Feb. 22, 2019.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00365, Patent Owner's Preliminary Response, filed Dec. 27, 2017. Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00365, Petition, filed Dec. 27, 2017.

Inter Partes Review of U.S. Pat. No. 9,606,907, Case No. IPR2018-00365, Decision Granting Institution of Inter Partes Review, filed Aug. 6, 2018.

Order Granting Request for Inter Partes Reexamination mailed Sep. 8, 2010, for Control No. 95/000,381, filed Jun. 9, 2010, 21 pages. Non-Final Action dated Aug. 27, 2010, for Control No. 95/000,546, filed May 11, 2010, 16 pages.

Order Granting Request for Inter Partes Reexamination mailed Aug. 9, 2010, for Control No. 95/000,546, filed May 11, 2010, 22 pages. Patent Trial and Appeal Board Decision on Appeal for Reexamination Control Nos. 95/000,546 and 95/000,577, mailed Feb. 25, 2015, 25 pages.

Patent Trial and Appeal Board Decision on Request for Rehearing for Reexamination Control Nos. 95/000,546 and 95/000,577, mailed Aug. 27, 2015, 5 pages.

Action Closing Prosecution mailed Oct. 1, 2012, for Control Nos. 95/000,546 and 95/000,577, filed May 11, 2010 and Oct. 20, 2010 respectively, 39 pages.

Patent Owner's Appeal Brief for Reexamination Control Nos. 95/000,546 and 95/000,577, filed Oct. 2, 2013, 46 pages.

Order Granting Request for Inter Partes Reexamination mailed Jan. 18, 2011, for Control No. 95/000,577, filed Oct. 20, 2010, 17 pages.

Page 10

(56) References Cited

OTHER PUBLICATIONS

Portion of Request for Inter Partes Reexamination of U.S. Pat. No. 7,289,386, corresponding to Reexam Control No. 95/000,577, in 184 pages.

Order Granting Request for Inter Partes Reexamination mailed Jan. 18, 2011, for Control No. 95/000,578, filed Oct. 20, 2010, 14 pages. Portion of Request for Inter Partes Reexamination of U.S. Pat. No. 7,619,912, corresponding to Reexam Control No. 95/000,578, in 66 pages.

Patent Owner's Response to Office Action dated Nov. 13, 2012 for Reexamination Control Nos. 95/000,578; 95/000,579, and 95/001,339, filed Jan. 14, 2013, 96 pages.

Patent Trial and Appeal Board Decision on Appeal for Reexamination Control Nos. 95/000,578; 95/000,579; and 95/001,339, mailed May 31, 2016, 106 pages.

Order Granting Request for Inter Partes Reexamination mailed Jan. 14, 2011, for Control No. 95/000,579, filed Oct. 21, 2010, 12 pages. Portion of Request for Inter Partes Reexamination of U.S. Pat. No. 7,619,912, corresponding to Reexam Control No. 95/000,579, in 32 pages.

Examiner's Determination after Board Decision on Appeal for Reexamination Control No. 95/001,337, mailed Sep. 11, 2015, 16 pages.

Non-Final Action Closing Prosecution mailed Mar. 12, 2012, for Control No. 95/001,337, filed Apr. 19, 2010, 33 pages.

Non-Final Action dated Sep. 27, 2011, for Control No. 95/001,337, filed Apr. 19, 2010, 19 pages.

Order Granting Request for Inter Partes Reexamination mailed Aug. 27, 2010, for Control No. 95/001,337, filed Apr. 19, 2010, 21 pages. Right of Appeal Notice mailed Jun. 22, 2012, for Control No. 95/001,337, filed Jun. 4, 2010, 34 pages.

Non-Final Action Closing Prosecution mailed Sep. 1, 2010, for Control No. 95/001,339, filed Apr. 10, 2010, 17 pages.

Non-Final Action dated Apr. 4, 2011, for Control No. 95/001,339, filed Apr. 20, 2010, 61 pages. (merged with 95/000,578 and 95/000,579). Non-Final Action dated Oct. 4, 2011, for Control No. 95/001,339, filed Apr. 20, 2010, 77 pages. (merged with 95/000,578 and 95/000,579). Non-Final Action dated Oct. 14, 2011, for Control No. 95/001,339, filed Apr. 30, 2010, 99 pages. (merged with 95/000,578 and 95/000,579). Order Granting Request for Inter Partes Reexamination mailed Sep. 1, 2010, for Control No. 95/001,339, filed Apr. 20, 2010, 14 pages. Action Closing Prosecution mailed Mar. 27, 2014 for Reexamination Control No. 95/001,339, filed Jun. 8, 2010, 106 pages.

Non-Final Office Action dated Nov. 13, 2012, for Control Nos. 95/001,339, 95/000,578 and 95/000,579, filed Apr. 20, 2010, Oct. 20, 2010 and Oct. 21, 2010 respectively, 81 pages.

Non-Final Action Closing Prosecution mailed Mar. 21, 2014, for Reexamination Control Nos. 95/001,339; 95/000,578; and 95/000,579, 92 pages.

Patent Trial and Appeal Board Decision on Request for Rehearing for Reexamination Control No. 95/001,381, mailed Aug. 13, 2014, 7 pages.

U.S. Court of Appeals for the Federal Circuit, Decision on Appeal for Reexamination Control No. 95/001,381, filed Nov. 13, 2015, 14 pages.

Non-Final Action Closing Prosecution mailed Jun. 21, 2011, for Control No. 95/001,381, filed Jun. 9, 2010, 34 pages.

Non-Final Action dated Sep. 8, 2010, for Control No. 95/001,381, filed Jun. 9, 2010, 17 pages.

Non-Final Action mailed Jun. 15, 2011, for Control No. 95/001,381, filed Jun. 9, 2010, 33 pages.

Right of appeal Notice mailed Feb. 7, 2012, for Control No. 95/001,381, 33 pages.

Patent Trial and Appeal Board Decision on Appeal for Reexamination Control No. 95/001,381, mailed Jan. 16, 2014, 24 pages. Request for Inter Partes Reexamination; Reexam Control No. 95/001,381, for U.S. Pat. No. 7,532,537, filed Jun. 9, 2010, 247

Non-Final Office Action dated Dec. 19, 2012, for Control No. 95/001,758, filed Sep. 14, 2011, 36 Pages.

Patent Owner's Response to Office Action dated Dec. 19, 2012 for Reexamination Control No. 95/001,758, filed Mar. 19, 2013, 61 pages.

Patent Owner's Response to Office Action dated Sep. 26, 2013 for Reexamination Control No. 95/001,758, filed Nov. 26, 2013, 85 pages.

Third Party Requester's Comments after Non-Final Action dated Sep. 26, 2013 for Reexamination Control No. 95/001,758, filed Dec. 26, 2013.

Action Closing Prosecution mailed Mar. 27, 2014 for Reexamination Control No. 95/001,758, filed Sep. 14, 2011, 40 pages.

Patent Trial and Appeal Board Decision on Appeal for Reexamination Control No. 95/001,758, mailed May 31, 2016, 49 pages. Non-Final Office Action dated Nov. 16, 2011, for Reexam Control No. 95/001,758 filed Sep. 14, 2011, 25 pages.

Order Granting Request for Inter Partes Reexamination mailed Nov. 16, 2011, for Reexam Control No. 95/001,758, filed Sep. 14, 2011, 13 pages.

Request for Inter Partes Reexamination; Reexam Control No. 95/001,758, for U.S. Pat. No. 7,864,627, filed Sep. 15, 2011, 814 pages (submitted in four parts.).

Patent Trial and Appeal Board Decision on Appeal for Reexamination Control No. 95/001/337, mailed Jan. 16, 2014, 30 pages. New Board of Appeals Decision after Board Decision with New Ground of Rejection: New Ground of Rejection dated Jun. 26, 2014 for Reexamination Control No. 95/001337.

Other Reference—Patent/App/Search documents dated Nov. 22, 2016 for Reexamination Control No. 95/001337.

Patent Owner Comments on Examiner's Determination after Board Decision dated Feb. 22, 2017 for Reexamination Control No. 95/001337.

Patent Owner Comments on Examiner's Determination after Board Decision dated Oct. 14, 2015 for Reexamination Control No. 95/001337.

Patent Owner Comments on Req for Rehearing timely dated Mar. 19, 2014 for Reexamination Control No. 95/001337.

Patent Owner Response after Board Decision dated Mar. 18, 2014 for Reexamination Control No. 95/001337.

Patent Owner Response after Board Decision dated Mar. 19, 2014 for Reexamination Control No. 95/001337.

Patent Owner Response after Board Decision dated Jul. 29, 2014 for Reexamination Control No. 95/001337.

Petition under Rule 41.3 to Chief Admin Patent Judge dated Nov. 22, 2016 for Reexamination Control No. 95/001337.

Reexam—Affidavit/Decl/Exhibit Filed by 3rd Party dated Mar. 22, 2017 for Reexamination Control No. 95/001337.

Reexam—Affidavit/Decl/Exhibit Filed by 3rd Party dated Apr. 17, 2014 for Reexamination Control No. 95/001337.

Reexam—Affidavit/Decl/Exhibit Filed by 3rd Party dated Sep. 5, 2014 for Reexamination Control No. 95/001337.

Reexam—Affidavit/Decl/Exhibit Filed by 3rd Party dated Nov. 13, 2015 for Reexamination Control No. 95/001337.

Reexam Petition Decision—Denied dated Aug. 5, 2014 for Reexamination Control No. 95/001337.

Reexam Petition Decision—Granted—in-part dated Jan. 23, 2017 for Reexamination Control No. 95/001337.

Reqr Comments on Examiners Determ after Board Decision dated Nov. 13, 2015 for Reexamination Control No. 95/001337.

Requester Comments on Patent Owner Response after Board Decision dated Mar. 22, 2017 for Reexamination Control No. 95/001337. Requester Comments on Patent Owner Response after Board Decision dated Apr. 17, 2014 for Reexamination Control No. 95/001337. Requester Comments on Patent Owner Response after Board Decision dated Sep. 5, 2014 for Reexamination Control No. 95/001337. Requester Request for Rehearing after Board Decision dated Feb. 18, 2014 for Reexamination Control No. 95/001337.

Administrative Remand to Examiner dated Jan. 19, 2017 for Reexamination Control No. 95/001337.

Affidavit-traversing rejections or objections rule 132 (26 pages) dated Oct. 14, 2015 for Reexamination Control No. 95/001337. Affidavit-traversing rejections or objections rule 132 dated Feb. 22, 2017 for Reexamination Control No. 95/001337.

Page 11

(56)References Cited

OTHER PUBLICATIONS

Affidavit-traversing rejections or objections rule 132 dated Mar. 18, 2014 for Reexamination Control No. 95/001337.

Affidavit-traversing rejections or objections rule 132 dated Mar. 19, 2014 for Reexamination Control No. 95/001337.

Affidavit-traversing rejections or objections rule 132 dated Oct. 14, 2015 for Reexamination Control No. 95/001337.

Examiner's Determination on Patent Owner Response/Requester Comments after Board Decision dated Jun. 15, 2015 for Reexamination Control No. 95/001337.

Examiner's Determination on Patent Owner Response/Requester Comments after Board Decision dated Sep. 11, 2015 for Reexamination Control No. 95/001337.

Order Granting Request for Inter Partes Reexamination and Non-Final Office Action mailed Dec. 7, 2012, for Control No. 95/002,399, filed Sep. 15, 2012, 89 pages.

Reexamination Control No. 95/002,399, filed Apr. 25, 2013, and its entire file history.

Request for Inter Partes Reexamination for U.S. Pat. No. 8,250,295, filed Sep. 15, 2012, 601 pages. (submitted in three parts.).

"64 & 72 Pin Zip/Simm Sram Module", JEDEC, Standard No. 21-C, www.jedec.com/download/search/4.sub.--04.sub.--01.pdf, Jun. 1997 pp. 4.4.1-1.

"Bank Striping of Data Across Internal SDRAM Banks," IP.com, IPCOM000013697D, 2000.

"Distributed Memory Mapping," IP.com, IPCOM000014788D, 2000. "Elipida Memory to Speak at Intel's Memory Implementers Forum Roundtable Event", Intel Developer Forum, [Online]. Retrieved from the Internet: <URSL: http://www.elpida.com/en/news/2004/ 02-18.html>, (Jun. 14, 2011), 1 pg.

"Information Huawei or FPGA-Take Five," Electronic News, 2002, p. 24.

"Method for a high-performance DRAM address mapping mechanism," IP.com, IPCOM000008164D, 2002.

"Method for memory probing on a multiple-DIMM bus," IP.com, IPCOM000019063D, 2003.

"Method for multiple device interface testing using a single device," IP.com, IPCOM000010054D, 2002.

"PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification" JEDEC, Standard No. 21-C, Revision 1.3, Jan. 2002. "Quad Band Memory (QBMA.TM.): DDR200/266/333 devices producing DDR400/533/667" (the "QBMA Reference"), published by the QBMA Alliance, Platform Conference, San Jose, California, Jan. 23-24, 2002.

Abali, B. "Memory Expansion Technology (MXT): Software Support and Performance," IBM J. Res. & Dev., vol. 45, No. 2, 2001,

Anonymous. (May 2002). "Hynix HYMD512G726(L)8-K/H/L Registered DDR SDRAM DIMM, 128Mx72 bits Product Description," Rev. 0.1/May, 02, pp. 1-16.

Arlington, DL Evans. "Enhancement of Memory Card Redundant Bit Usage Via Simplified Fault Alignment Exclusion," IMB Technical Disclosure Bulletin, 1987.

Arroyo et al. "Method of executing Manufacturing ROM Code Without Removing System Roms," IP.com, IPCOM000037214D,

Ayukawa et al. "An Access-Sequence Control Scheme to Enhance Randon-Acess Performance of Embedded DRAM's," IEEE Journal of Solid-State Circuits, vol. 33, No. 5, p. 800-806, dated May 1998. Barr, Michael. "Programmable Logic: What's it to Ya?," Embedded Systems Programming, Jun. 1999, pp. 75-84.

Bennayoun et al. "Input/Output Chip Select Doubler," IBM Technical Disclosure Bulletin, vol. 38, No. 04 1995, pp. 237-240.

Blum et al. "Fast Multichip Memory System With Power Select Signal," IMB Technical Disclosure Bulletin, 1979

Carvalho, Carlos; "The Gap between Processor and Memory Speeds"; ICCA '02.

Cuppu et al. "A Performance Coparison of Contemporary DRAM Architectures," IEEE Proceedings of the 26.sup.th International Symposium on Computer Architectures, May 2-4, 1999, Atlanta, Georgia, pp. 1-12.

Cuppu et al. "Concurrency, Latency, or System Overhead: Which Has the Largest Impact on Uniprocessor DRAM-System Performance?," IEEE, 2001, pp. 62-71.

Cuppu et al. "High-Performance DRAMs in Workstation Environments," IEEE Transactions on Computers, vol. 50, No. 11, 2001, pp.

Denneau, M. "Logic Processor for Logic Simulation Machine," IBM Technical Disclosure Bulletin, vol. 25, No. 1, 1982.

Excerpts from the Authoritative Dictionary of IEEE Standard Terms, Seventh Edition, Standards Information Network, IEEE Press (2000),

Excerpts from the Authoritative Dictionary of IEEE Standard Terms, Seventh Edition, Standards Information Network, IEEE Press (2000), pp. 349-411.

Fairchild Semiconductor. "DM74LS138 DM74LS139 Decoder/ Demultiplexer," Fairchild Semiconductor Corporation, 2000.

Fitzgerald et al. "Chip Select Circuit for Multi-Chip RAM Modules," IP.com, IPCOM000044404D, 1984.

Freedman, Alan. "The Computer Glossary," The Complete Illustrated Dictionary, American Management Association, 2001

Gray, KS. "Fet Ram Chip Double Density Scheme," IP.com, IPCOM000043942D, 1984.

Grimes et al. "Access Rate/Availability Improvement Logic for Dynamic Memories," IBM Technical Disclosure Bulletin, Oct.

Gupta et al. "Designing and Implementing a Fast Crossbar Scheduler," IEEE Micro, 1999, pp. 20-28.

Hession et al. "Chip Select Technique for Multi Chip Decoding," IP.com, IPCOM000070404D, 1985.

Hewlett-Packard. "Memory technology evolution: an overview of system memory technologies," technology brief, 7th edition. 2003. Hoare et al. "An 88-Way Multiprocessor Within an FPGA With Customizable Instructions," Proceedings of the 18th International Parallel and Distributed Processing Symposium, 2004.

Intel Corporation, 66/100 MHz PC SDRAM 64-Bit Non-ECC/ Parity 144 Pin Unbuffered SO-DIMM Specification, Revision 1.0, Feb. 1999.

Intel Corporation, PC SDRAM Registered DIMM Design Support Document, Revision 1.2, Oct. 1998.

IntelR 6400/6402 Advanced Memory Buffer Datasheet, published

Jacob, Bruce L.; "Synchronous DRAM Architectures, Organizations, and Alternative Technologies". University of Maryland, Dec. 10, 2002.

Jacob, Bruce, et al. "Memory Systems-Cache, DRAM, Disk," Elsevier Inc. 2008, Chapters 7 and 10.

JEDEC "JEDEC Standard: Double Data Rate (DDR) SDRAM Specification", JESD79C Mar. 2003.

JEDEC Standard JESD79D, "Double Data Rate (DDR) SDRAM Specification," published Jan. 2004.

Jedec Standard No. 21-C, 4.20.5--184 Pin. PC1600/2100 DDR SDRAM Unbuffered DIMM Design Specification, Revision 1.1, Release 11b, Published Apr. 2003.

JEDEC Standard No. 21-C, 4.20.6-200 Pin. PC2700/PC2100/ PC1600 DDR SDRAM Unbuffered SO-DIMM Reference Design Specification, Revision 1.1, Release 11b, Apr. 26, 2002

JEDEC Standard No. 21-C, 4.20-2--168 Pin, PC133 SDRAM Registered Design Specification, Revision 1.4, Release 11a, Feb.

JEDEC Standard No. 21-C, 4.20-2-168 Pin, PC133 SDRAM Registered SO-DIMM, Reference Design Specification, Revision 1.02, Release 11. Published Oct. 2003.

JEDEC Standard No. 21-C, 4.20-3--144 Pin, PC133 SDRAM Unbuffered SO-DIMM, Reference Design Specification, Revision 1.02, Release 11. Published Oct. 2003.

Jedec Standard No. 21-C, DDR SDRAM PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification, Revision 1.3, Release 11b, Jan. 2002.

Page 12

(56)References Cited

OTHER PUBLICATIONS

Jedec Standard, "Definition of the SSTV16859 2.5 V 13-Bit to 26-Bit SSTL.sub.--2 Registered Buffer for Stacked DDR DIMM Applications," JESD82-4B, May 2003.

Jin et al. "Embedded Memory in System-On-Chip Design: Architecture and Prototype Implementation," CCECE, 2003, pp. 141-

Jin et al. "Prototype Implementation and Evaluation of a Multibank Embedded Memory Archtecture in Programmable Logic," IEEE, 2003, pp. 13-16.

Kane et al. "Read Only Store Memory Extension," Ip.com, IPCOM000082845D, 1975.

Karabatsos, C., "Quad Band Memory (QBM) Technology", Kentron Technologies, Inc., Apr. 2001, pp. 1-5.

Kazusawa et al. "RAS Buffering Technique to Precent Stored Data Destruction in DRAM Standby State," dated Jan. 1, 1996, p.

Kellog, Mark; "PC133: SDRAM Main Memory Performance Reaches New Heights"; IBM Microelectronics, 1999.

Keltcher et al.; "The AMD Opteron Processor for Multiprocessor Servers"; IEEE Micro, vol. 23, No. 2, Mar. 2003.

Kirihata et al.; "A 390-mm, 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture"; IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999.

Kornaros et al. "A Fully-Programmable Memory Management System Optimizing Queue Handling at Multi Gigabit Rates," DAC, 2003, pp. 54-59.

Lee et al. "A banked-promotion translation lookaside buffer system," Journal of Systems Architecture, vol. 47, 2002, pp. 1065-

Lee et al. "An on-chip cache compression technique to reduce decompression overhead and design complexity." Journal of Systems Architecture, vol. 46, 2000, pp. 1365-1382.

Lin et al. "Designing a Modern Memory Hierarchy with Hardware Prefetching," IEEE Transactions on Computers, vol. 50, No. 11, 2001, pp. 1202-1217.

Luthra et al. "Interface Synthesis Using Memory Mapping for an FPGA Platform," Proceedings of the 21st International Conference on Computer Design, 2003.

Matick et al. "Read-Select Capability for Static Random-Access Memory," IMB Technical Disclosure Bulletin, 1985, pp. 6640-

Matick, RE. "Logic and Decoder Arrangement for Controlling Spill/Wrap Boundaries of a Bit-Addressable Memory Decoder,' IMB Technical Disclosure Bulletin, 1984.

McCluskey, Edward J., Logic Design Principles with Emphasis on Testable Semicustom Circuits, Prentice Hall, 1986, pp. 104-107 and 119-120.

Meyers et al. "Use of Partially Good Memory Chips," IP.com, IPCOM000066246D, 1979.

Micron "DDR SDRAM RDIMM, MT36VDDF12872-1GB, MT36VDDF25672-2GB," 2002 Micron Technology, Inc. 20 pages. Micron "Synchronous DRAM Module MT18LSDT472," 1998, Micron Technology, Inc., 17 pages

Micron Technical Note, "Decoupling Capacitor Calculations for a DDR Memory Channel," 2004, 3 pages.

Microsoft Computer Dictionary, Fifth Edition, Microsoft Press, p. 334, 2002.

Murdocca et al., "Principles of Computer Architecture," Prentice Hall, 2000, pp. 249-251. Ofek et al. "Partial Two Way Mapping Technique," IMB Technical

Disclosure Bulletin, 1969.

Paldan, David. "Programmable Memory Address Decoding for Microprocessor Memory Device," IP.com, IPCOM000005486D,

PC133 SDRAM Registered DIMM Design Specification, Revision 1.1, Aug. 1999, 62 pages.

Pellinger et al. "Dual Addressable Memory," IP.com, IPCOM000068610D, 1978.

Plotnick et al. "Shuffle Your Chips for Better Performance," PC Week, 1998, p. 90.

Portion of Request for Inter Partes Reexamination of U.S. Pat. No. 7,289,386, corresponding to Reexam Application No. 95/000,577, in 184 pages.

Portion of Request for Inter Partes Reexamination of U.S. Pat. No. 7,619,912, corresponding to Reexam Application No. 95/000,578,

Portion of Request for Inter Partes Reexamination of U.S. Pat. No. 7,619,912, corresponding to Reexam Application No. 95/000,579, in 32 pages.

Qureshi, "High Utilization and Reliability Memory Bit Steering Method," dated Mar. 1, 1995, p. 615-616.

Schubert et al. "Accelerating system integration by enhancing hardware, firmware, and co-simulation," IBM J. Res. & Dev, vol. 48, No. 3/4, May/Jul. 2004, pp. 569-581.

Selected Entries in Oxford English Dictionary, Oxford University Press 2014, http://www.oed.com/view/Entry/175039?redirectedFrom= selectively#eid.

Skelton, MH. "Program Controlled Paging Scheme for Memory Expansion," IP.com. IPCOM000050954D, 1982.

Siegel et al. "IBM's S/390 G5 Microprocessor Design," IEEE Micro, 1999, pp. 12-23.

Smith, BA. "Chip Select Decoder Circuit," IP.com, IPCOM000063400D, 1985.

Stelzer, KC. "Planar Memory Boundary Registers with Remap Feature," IMB Technical Disclosure Bulletin, 1993.

Sunaga et al. "An Enable Signal Circuit for Multiple Small Banks," IP.com, IPCOM000015887D, 2002.

Sunaga et al. "Continuou RAS Access Method in Multiple-bank DRAM Chip," IP.com, IPCOM000123375D, 1998.

Takai et al. "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture," IEEE Journal of Solid-State Circuits, vol. 29, No. 4, p. 426-431, dated Apr. 1994.

Texas Instruments, "TM2SR72EPN 2097152 by 72-Bit, TM4SRT2EPN 4194304 by 72-Bit, Synchronous Dynamic RAM Modules," 1997, 15 pages.

Toal et al. "A 32-Bit SoPC Implementation of a P5." Proceedings of the Eighth IEEE International Symposium on Computers and Communications, 2003, pp. 1530-1346.

Tudruj, Marek. "Dynamically reconfigurable heterogenous multiprocessor systems with transputer-controlled communication," Journal of Systems Architecture, vol. 43, 1997, pp. 27-32.

Vogt, Pete, "Fully Buffered DIMM (FB-DIMM) Server Memory Architecture: Capacity, Performance, Reliability, and Longevity,' Intel, Feb. 18, 2004, 33 pages.

Web search results from the Oxford English Dictionary, Oxford University Press 2014, http://www.oed.com/search?searchType= dictionary&q=select& searchBin=Search.

Yao, YL. High Density Memory Selection Circuit,: IP.com, IPCOM000078218D, 1972

Micron "DDR2 SDRAM Registered DIMM (RDIMM)," 2003 Micron Technology, Inc. 18 pages.

Miles J. Murdocca et al., "Principles of Computer Architecture", Prentice Hall, Inc., Upper Saddle River, NJ, 2000, pp. 243-252.

Russell, Gill, "Intel Micron Hybrid Memory Cube: The Future of brightsideofnews.com/news/2011/9/19/intel-mocron-hybrid-momorycube-the-future-of-exascale-compting.aspx> Printed Oct. 13, 2011 in 8 pages.

Anonymous. (Dec. 1996). "Applications Note: Understanding DRAM Operation," IBM, 10 pages.

Behrens, S. "HP Printer Memory Explained", The ZonkPage, Last Updated Jan. 21, 2004. Accessed Feb. 10, 2013, Retrieved from the Internet: URL http://warshaft.com/hpmem.htm. 7pp.

McCluskey, Edward J., Logic Design Principles with Emphasis on Testable Semicusto Circuits, Prentice Hall, 1986, pp. 104-107 and

Micron, DDR SDRAM DIMM Module: MT16VDDT3264A—256 MB; MT16VDDT6464A—512 MB, Data Sheet, 2002, Micron Technology, Inc.

Horowitz, "The Art of Electronics," Cambridge Univ. Press, 1989, selected pages.

(56) References Cited

OTHER PUBLICATIONS

JEDEC Standard No. 21-C Section 4.5.7, 168 Pin Registered SDRAM DIMM Family, Release 7.

JEDEC 21-C, Section 4.6.1, 278 Pin Buffered SDRAM DIMM Family.

JEDEC Standard No. 21-C Section 4.1.2.5, Appendix E, "Specific PD's for Synchronous DRAM (SDRAM)," pp. 1-25.

JEDEC Standard Double Data Rate (DDR) SDRAM Specification, JESD79 (Jun. 2000).

Texas Instruments SN74LS245 octal bus transceivers with 3-state outputs datasheet, 2002.

Stone, H.S. Microcomputer Interfacing, Reading, MA: Addison Wesley, 1982.

128Mbit SDRAM, Samsung datasheet K4S281632C, Rev. 00. Mar. 2000.

G. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, No. 8, Apr. 19, 1965.

Altera, ACEX iK, Programmable Logic Device Family, Data Sheet, May 2003, Ver 3.4.

Business Wire, Samsung Announces Mass Production of DDR2; Industry's First 1 GigaByte DDR2 DIMM Offers High Speed and Low Power Necessary for Next-Generation PCs and Servers, Mar. 24, 2003.

Business Wire, Samsung DDR2 Ready to Support Market for Next Generation PCs and Servers, Sep. 16, 2003. 8. IEEE, Inc., "chip select," IEEE Standard Dictionary of Electrical and Electronic Terms, 5th Ed., 1993.

Weste, Neil H.E. et al., "CMOS VLSI Design: A Circuits and Systems Perspective." 3rd Edition, 2005. 4 pages.

Weste, Neil H.E. et al., "CMOS VLSI Design: A Circuits and Systems Perspective." 4thEdition, 2011. 4 pages.

Smith, Van. "Kentron Q&A." Van's Hardware, www.vanshardware.com, Dec. 3, 2001, 4 pages.

U.S. District Court Northern District of California, Case No. 4.13-cn-05889-YGR, *Netlist Inc.* v. *Smart Storage Systems, Inc.*, and Diablo Technologies, Inc., Joint Claim Construction and Prehearing Statement Pursuant to Patent L. T. 4-3, filed Aug. 27, 2014, in 28 pages

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc.*, and Diablo Technologies, Inc., Corrected Joint Claim Construction and Prehearing Statement Pursuant to Patent L.R. 4-3, including Exhibit A, filed Aug. 27, 2014, 28 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Defendant Netlist, Inc.'s Claim Construction Reply Brief, filed Sep. 22, 2009 in 19 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Defendant Netlist, Inc.'s Opening Claim Construction Brief, filed Jul. 28, 2009 in 21 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Defendant Netlist, Inc.'s Opposition to Google Inc's Motion for Summary Judgment of Invalidity, filed Jul. 6, 2010 in 13 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Exhibit A to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 2 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Exhibit B to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 36

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 5 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Netlist, Inc.'s Answer to Complaint and Counterclaims, filed Nov. 18, 2008 in 9 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc. v. Netlist, Inc.*, Order Re Claim Construction, filed Nov. 16, 2009 in 1 page.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Plaintiff Google's Reply to Counterclaims, filed Dec. 8, 2008 in 4 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* v. *Netlist, Inc.*, Stipulation Re: Additional Agreed-Upon Claim Constructions, filed Oct. 28, 2009 in 3 pages. U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* vs. *Netlist, Inc.*, [Redacted] Google Inc.'s Responsive Claim Construction Brief, filed Aug. 25, 2009 in 30 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* vs. *Netlist, Inc.*, Amended Exhibit A to Joint Claim Construction and Prehearing Statement, filed Oct. 28, 2009 in 1 page.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* vs. *Netlist, Inc.*, Appendix 1 to Google's Responsive Claim Construction Brief, filed Aug. 25, 2009 in 4 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* vs. *Netlist, Inc.*, Attachment 2 to Exhibit B to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 12 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* vs. *Netlist, Inc.*, Complaint for Declaratory Relief, filed Aug. 29, 2008 in 49 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Complaint for Patent Infringement, filed Dec. 4, 2009 in 47 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Defendant Google Inc's Responsive Claim Construction Brief, filed Aug. 4, 2010 in 27 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Exhibit A to Joint Claim Construction and Prehearing Statement under Patent L.R. 4-3, filed Jun. 25, 2010 in 2 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Exhibit B to Joint Claim Construction and Prehearing Statement under Patent L.R. 4-3, filed Jun. 25, 2010 in 23 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Google's Answer to Plaintiff's Complaint for Patent Infringement; and Assertion of Counterclaims, filed Feb. 12, 2010 in 13 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Joint Claim Construction and Prehearing Statement Under Patent Local Rule 4-3, filed Jun. 25, 2010 in 5 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Plaintiff Netlist, Inc.'s Reply to Defendant Google Inc.'s Counterclaim, filed Mar. 8, 2010 in 11 pages.

U.S. District Court Northern District of California, Case No. CV09 05718, *Netlist, Inc.* vs. *Google, Inc.*, Plaintiff Netlist, Inc's Opening Claim Construction Brief, filed Jul. 16, 2010 in 29 pages.

U.S. District Court Northern District of California, Case No. CV08 04144, *Google Inc.* vs. *Netlist, Inc.*, Attachment 1 to Exhibit B to Joint Claim Construction and Prehearing Statement, filed Jun. 12, 2009 in 7 pages.

MetaRAM, Inc. v. Netlist, Inc. No. 3:09-CV-01309-VRW, MetaRam's Reply to Netlist's Counterclaims, (N.D. Ca. Filed Jun. 3, 2009). MetaRam, Inc. v. Netlist, Inc., No. 3:09-CV-01309-VRW, Netlist's Answer to Complaint and Counterclaims, (N.D. Ca, filed May 11, 2009).

MetaRAM, Inc. v. Netlist, Inc., No. C09 01309, Complaint for Patent Infringement, (N.D. Ca. Filed Mar. 25, 2009).

Netlist, Inc. v. MetaRam, Inc., No. 09-165-GMS, MetaRAM, Inc.'s Answer and Affirmative Defenses to Plaintiff's Complaint, dated Apr. 20, 2009.

Netlist, Inc. v. MetaRAM, Inc., No. 1:09-ccv-00165-GMS, Complaint for Patent Infringement, (D. Del. Filed Mar. 12, 2009).

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, Netlist, Inc. v. Smart Storage Systems, Inc.,

Document 467-3

Page 14

(56) References Cited

OTHER PUBLICATIONS

and Diablo Technologies, Inc., Smart Storage Systems, Inc.'s Invalidity Contentions, dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Exhibits F.1-F.5 to "Smart Storage Systems, Inc.'s Invalidity Contentions," dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Exhibits G.1-G.6 to "Smart Storage Systems, Inc.'s Invalidity Contentions," dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Exhibit H to "Smart Storage Systems, Inc.'s Invalidity Contentions," dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc.*, and *Diablo Technologies, Inc.*, Diablo Technologies, Inc.'s Invalidity Contentions, dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Exhibits F-1 to F-5 to "Diablo Technologies, Inc.'s Invalidity Contentions," dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Exhibits G-1 to G-6 to "Diablo Technologies, Inc.'s Invalidity Contentions," dated Jun. 6, 2014.

Technologies, Inc.'s Invalidity Contentions," dated Jun. 6, 2014. U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Exhibit H to "Diablo Technologies, Inc.'s Invalidity Contentions," dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Exhibits E.1-E.7 to "Smart Storage Systems, Inc.'s Invalidity Contentions," dated Jun. 6, 2014.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, Netlist, Inc. v. Smart Storage Systems, Inc., and Diablo Technologies, Inc., Exhibits D-1 to D6 to "Diablo Technologies, Inc.'s Invalidity Contentions," dated Jun. 6, 2014. U.S. District Court Central District of California, Case No. CV09 06900, Netlist, Inc. vs. Inphi Corporation, Complaint for Patent Infringement, filed Sep. 22, 2009 in 10 pages.

U.S. District Court Central District of California, Case No. CV09 06900, *Netlist, Inc.* vs. *INPHI Corporation*, Defendant Inphi Corporation's Answer to Plaintiff's Complaint for Patent Infringement, filed Nov. 12, 2009 in 6 pages.

U.S. District Court Central District of California, Case No. CV09 06900, *Netlist, Inc.* vs. *INPHI Corporation*, Defendant Inphi Corporation's Answer to Plaintiff's First Amended Complaint for Patent Infringement, filed Feb. 11, 2010 in 9 pages.

U.S. District Court Central District of California, Case No. CV09 06900, *Netlist, Inc.* vs. *INPHI Corporation*, Defendant Inphi Corporation's Notice of Motion and Motion for Stay Pending Reex-

aminations and Interference Proceeding Regarding the Patents-In-Suit; Memorandum of Points and Authorities in Support Thereof, filed Apr. 21, 2010 in 28 pages.

U.S. District Court Central District of California, Case No. CV09 06900, *Netlist, Inc.* vs. *INPHI Corporation*, Plaintiff Netlist Inc's Opposition to Defendant Inphi Corporation's Motion for Stay Pending Reexaminations and Interference Proceedings Regarding the Patents-In-Suit, filed May 3, 2010 in 23 pages.

U.S. District Court Central District of California, Case No. CV09 06900, *Netlist, Inc.* vs. *Inphi Corporation*, Plaintiff Netlist, Inc's First Amended Complaint for Patent Infringement, filed Dec. 23, 2009 in 8 pages.

US District Court Civil Docket; *Netlist Inc.* v. *Google Inc.*; 4:09cv5718; Date filed Dec. 4, 2009. In 10 pages.

U.S. District Court Northern District of California, Case No. 4:13-CV-05889-YGR, *Netlist, Inc.* v. *Smart Storage Systems, Inc., and Diablo Technologies, Inc.*, Corrected Joint Claim.

Construction and Prehearing Statement Pursuant to Patent L.R. 4-3, including Exhibit A, filed Aug. 27, 2014, 28 pages.

Notice of Allowance, U.S. Appl. No. 12/504,131, dated Feb. 12, 2013, 52 pages.

Non-Final Office Action, U.S. Appl. No. 12/761,179, dated Sep. 13, 2012, 20 pages.

Response to non-final office action dated Sep. 13, 2012 for U.S. Appl. No. 12/761,179, filed Mar. 13, 2013, 16 pages.

Notice of Allowance, U.S. Appl. No. 12/761,179, dated Jul. 11, 2013, 37 pages.

Non-Final Office Action, dated Jan. 2, 2014, for U.S. Appl. No. 13/287,042, filed Nov. 1, 2011, 42 pages.

Response to Non-Final Office Action dated Jan. 2, 2014 for U.S.

Appl. No. 13/287,042, filed Apr. 2, 2014, 12 pages. Non-final office action, U.S. Appl. No. 13/288,850, dated Oct. 14,

2013, 24 pages. Response to non-final office action dated Oct. 14, 2013 for U.S.

Appl. No. 13/288,850, filed Jan. 14, 2014, 15 pages. Non-final office action, U.S. Appl. No. 13/411,344, dated Dec. 31,

Non-final office action, U.S. Appl. No. 13/411,344, dated Dec. 31, 2013, 28 pages.

Response to non-final office action dated Dec. 31, 2013 for U.S.

Appl. No. 13/411,344, filed Mar. 31, 2014, 12 pages.

Non-Final Office Action, U.S. Appl. No. 13/412,243, dated Jan. 2, 2014, 20 pages.

Non-final office action, U.S. Appl. No. 13/473,413, dated Nov. 17, 2011. 46 pages.

Office Action dated Apr. 2, 2014, for Japanese Patent Application No. JP 2012-520662 and English translation thereof, 7 pages.

Written Opinion for International Application No. PCT/US2010/040826, dated Oct. 24, 2011 in 7 pages.

International Preliminary Report on Patentability for International Application No. PCT/US2010/040826, dated Nov. 28, 2011 in 34 pages.

International Search Report and Written Opinion for Related Application No. PCT/US2010/040826, dated Sep. 27, 2010, in 15 pages. International Search Report and Written Opinion, PCT Application No. PCT/US2011/059209, dated Jan. 31, 2013.

^{*} cited by examiner

U.S. Patent

Aug. 17, 2021

Sheet 1 of 23




FIG. 1

U.S. Patent Aug. 17, 2021 Sheet 2 of 23 US 11,093,417 B2




FIG. 2

U.S. Patent Aug. 17, 2021

Sheet 3 of 23




FIG. 3A






FIG. 3B


U.S. Patent Aug. 17, 2021 Sheet 4 of 23 US 11,093,417 B2





U.S. Patent Aug. 17, 2021

Sheet 5 of 23




DQSa 104a 122 40

30a DQa 102a 114


DQSb 104b 102b 120

FIG. 5B


U.S. Patent Aug. 17, 2021 Sheet 6 of 23 US 11,093,417 B2



U.S. Patent Aug. 17, 2021 Sheet 7 of 23 US 11,093,417 B2




U.S. Patent Aug. 17, 2021 Sheet 8 of 23 US 11,093,417 B2




U.S. Patent Aug. 17, 2021 She


Sheet 9 of 23




U.S. Patent Aug. 17, 2021 Sheet 10 of 23 US 11,093,417 B2




U.S. Patent Aug. 17, 2021 Sheet 11 of 23 US 11,093,417 B2




U.S. Patent Aug. 17, 2021 Sheet 12 of 23 US 11,093,417 B2




U.S. Patent Aug. 17, 2021 Sheet 13 of 23 US 11,093,417 B2



U.S. Patent Aug. 17, 2021 Sheet 14 of 23 US 11,093,417 B2






U.S. Patent

Aug. 17, 2021

Sheet 15 of 23







FIG. 11B

U.S. Patent Aug. 17, 2021 Sheet 16 of 23 US 11,093,417 B2



U.S. Patent

Aug. 17, 2021

Sheet 17 of 23




FIG. 13

U.S. Patent Aug. 17, 2021

Sheet 18 of 23




FIG. 14

U.S. Patent Aug. 17, 2021 Sheet 19 of 23 US 11,093,417 B2




FIG. 15

U.S. Patent

Aug. 17, 2021

Sheet 20 of 23




FIG. 16A






FIG. 16B

U.S. Patent

Aug. 17, 2021

Sheet 21 of 23





U.S. Patent

Aug. 17, 2021

Sheet 22 of 23

US 11,093,417 B2




FIG. 18

U.S. Patent

Aug. 17, 2021

Sheet 23 of 23

US 11,093,417 B2




FIG. 19

1

MEMORY MODULE WITH DATA BUFFERING

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a continuation of U.S. patent application Ser. No. 15/857,519, filed Dec. 28, 2017, which is a continuation of U.S. patent application Ser. No. 14/715, 486, filed May 18, 2015, (U.S. Pat. No. 9,858,215), which is 10 a continuation of U.S. patent application Ser. No. 13/971, 231, filed Aug. 20, 2013, (U.S. Pat. No. 9,037,774), which is a continuation of U.S. patent application Ser. No. 13/287, 081, filed Nov. 1, 2011, (U.S. Pat. No. 8,516,188), which is a continuation of U.S. patent application Ser. No. 13/032, 470, filed Feb. 22, 2011, (U.S. Pat. No. 8,081,536), which is a continuation of U.S. patent application Ser. No. 12/955, 711, filed Nov. 29, 2010, (U.S. Pat. No. 7,916,574), which is a continuation of U.S. patent application Ser. No. 12/629, 827, filed Dec. 2, 2009, (U.S. Pat. No. 7,881,150), which is 20 a continuation of U.S. patent application Ser. No. 12/408, 652, filed Mar. 20, 2009, (U.S. Pat. No. 7,636,274), which is a continuation of U.S. patent application Ser. No. 11/335, 875, filed Jan. 19, 2006, (U.S. Pat. No. 7,532,537), which claims the benefit of U.S. Provisional Appl. No. 60/645,087, 25 filed Jan. 19, 2005 and which is a continuation-in-part of U.S. patent application Ser. No. 11/173,175, filed Jul. 1, 2005, (U.S. Pat. No. 7,289,386), which claims the benefit of U.S. Provisional Appl. No. 60/588,244, filed Jul. 15, 2004 and which is a continuation-in-part of U.S. patent applica- 30 tion Ser. No. 11/075,395, filed Mar. 7, 2005, (U.S. Pat. No. 7,286,436), which claims the benefit of U.S. Provisional Appl. No. 60/550,668, filed Mar. 5, 2004, U.S. Provisional Appl. No. 60/575,595, filed May 28, 2004, and U.S. Provisional Appl. No. 60/590,038, filed Jul. 21, 2004. U.S. patent 35 application Ser. Nos. 15/857,519, 14/715,486, 13/287,081, 13/032,470, 12/955,711, 12/629,827, 12/408,652, 11/335, 875, 11/173,175, and 11/075,395, and U.S. Provisional Appl. Nos. 60/550,668, 60/575,595, 60/590,038, 60/588, 244, and 60/645,087 are each incorporated in its entirety by 40 reference herein.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to memory modules of a computer system, and more specifically to devices and methods for improving the performance, the memory capacity, or both, of memory modules.

2. Description of the Related Art

Certain types of memory modules comprise a plurality of on a printed circuit board (PCB). These memory modules are typically mounted in a memory slot or socket of a computer system (e.g., a server system or a personal computer) and are accessed by the processor of the computer system. Memory modules typically have a memory configu- 60 ration with a unique combination of rows, columns, and banks which result in a total memory capacity for the memory module.

For example, a 512-Megabyte memory module (termed a "512-MB" memory module, which actually has 2²⁹ or 536, 65 870,912 bytes of capacity) will typically utilize eight 512-Megabit DRAM devices (each identified as a "512-Mb"

2

DRAM device, each actually having 2²⁹ or 536,870,912 bits of capacity). The memory cells (or memory locations) of each 512-Mb DRAM device can be arranged in four banks, with each bank having an array of 2²⁴ (or 16,777,216) memory locations arranged as 213 rows and 211 columns, and with each memory location having a width of 8 bits. Such DRAM devices with 64 M 8-bit-wide memory locations (actually with four banks of 227 or 134,217,728 one-bit memory cells arranged to provide a total of 2²⁶ or 67,108, 864 memory locations with 8 bits each) are identified as having a "64 Mbx8" or "64 Mx8-bit" configuration, or as having a depth of 64 M and a bit width of 8. Furthermore, certain commercially-available 512-MB memory modules are termed to have a "64 M×8-byte" configuration or a "64 M×64-bit" configuration with a depth of 64 M and a width of 8 bytes or 64 bits.

Similarly, a 1-Gigabyte memory module (termed a "1-GB" memory module, which actually has 230 or 1,073, 741,824 bytes of capacity) can utilize eight 1-Gigabit DRAM devices (each identified as a "1-Gb" DRAM device. each actually having 2^{30} or 1,073,741,824 bits of capacity). The memory locations of each 1-Gb DRAM device can be arranged in four banks, with each bank having an array of memory locations with 2^{14} rows and 2^{11} columns, and with each memory location having a width of 8 bits. Such DRAM devices with 128 M 8-bit-wide memory locations (actually with a total of 2²⁷ or 134,217,728 memory locations with 8 bits each) are identified as having a "128 Mb×8" or "128 M×8-bit" configuration, or as having a depth of 128 M and a bit width of 8. Furthermore, certain commercially-available 1-GB memory modules are identified as having a "128 M×8-byte" configuration or a "128 M×64-bit" configuration with a depth of 128 M and a width of 8 bytes or 64 bits.

The commercially-available 512-MB (64 M×8-byte) memory modules and the 1-GB (128 M×8-byte) memory modules described above are typically used in computer systems (e.g., personal computers) which perform graphics applications since such "x8" configurations are compatible with data mask capabilities often used in such graphics applications. Conversely, memory modules with "x4" configurations are typically used in computer systems such as servers which are not as graphics-intensive. Examples of such commercially available "x4" memory modules include, but are not limited to, 512-MB (128 M×4-byte) memory 45 modules comprising eight 512-Mb (128 Mb×4) memory devices.

The DRAM devices of a memory module are generally arranged as ranks or rows of memory, each rank of memory generally having a bit width. For example, a memory module in which each rank of the memory module is 64 bits wide is described as having an "x64" organization. Similarly, a memory module having 72-bit-wide ranks is described as having an "x72" organization.

The memory capacity of a memory module increases with dynamic random-access memory (DRAM) devices mounted 55 the number of memory devices. The number of memory devices of a memory module can be increased by increasing the number of memory devices per rank or by increasing the number of ranks. For example, a memory module with four ranks has double the memory capacity of a memory module with two ranks and four times the memory capacity of a memory module with one rank. Rather than referring to the memory capacity of the memory module, in certain circumstances, the memory density of the memory module is referred to instead.

> During operation, the ranks of a memory module are selected or activated by address and command signals that are received from the processor. Examples of such address

3

and command signals include, but are not limited to, rankselect signals, also called chip-select signals. Most computer and server systems support one-rank and two-rank memory modules. By only supporting one-rank and two-rank memory modules, the memory density that can be incorporated in each memory slot is limited.

Various aspects of the design of a memory module impose limitations on the size of the memory arrays of the memory module. Certain such aspects are particularly important for memory modules designed to operate at higher frequencies. 10 Examples of such aspects include, but are not limited to, memory device (e.g., chip) densities, load fan-out, signal integrity, available rank selects, power dissipation, and thermal profiles.

SUMMARY OF THE INVENTION

A memory module is operable in a computer system to communicate data with a memory controller of the computer system via a N-bit wide memory bus in response to read or 20 write memory commands received from the memory controller. The memory bus includes address and control signal lines and data signal lines. According to some embodiments, the memory module comprises a printed circuit board having a plurality of edge connections configured to be electri- 25 cally coupled to a corresponding plurality of contacts of a module slot of the computer system, and memory devices mounted on the printed circuit board.

In some embodiments, the memory module further comprises logic coupled to the printed circuit board and configurable to receive a set of input address and control signals associated with a read or write memory command via the address and control signal lines, and to output a set of registered address and control signals in response to the set of input address and control signals. The set of input address 35 and control signals includes a plurality of input chip select signals in addition to other input address and control signals. The plurality of input chip select signals includes one chip select signal having an active signal value and one or more other input chip select signals each having a non-active 40 fied data rate, and wherein the burst of N-bit wide data signal value. The set of registered address and control signals includes a plurality of registered chip select signals corresponding to respective ones of the plurality of input chip select signals, in addition to other registered address and control signals corresponding to respective ones of the 45 other input address and control signals. The plurality of registered chip select signals includes one registered chip select signal having an active signal value and one or more other registered chip select signals each having a non-active signal value. The logic is further configurable to output data 50 buffer control signals in response to the read or write memory command.

In some embodiments, the memory devices are arranged in a plurality of N-bit wide ranks. The plurality of ranks are configured to receive respective ones of the plurality of 55 registered chip select signals such that each of the plurality of registered chip select signals is received by one respective N-bit wide rank of the plurality of N-bit-wide ranks. One of the plurality of ranks receiving the registered chip select signal having the active signal value and the other registered 60 address and control signals is configured to receive or output a burst of N-bit wide data signals in response to the read or write command.

In some embodiments, the memory module further comprises circuitry coupled between the data signal lines in the 65 N-bit wide memory bus and corresponding data pins of memory devices in each of the plurality of N-bit wide ranks.

The circuitry is configurable to transfer the burst of N-bit wide data signals between the N-bit wide memory bus and the memory devices in the one of the plurality of N-bit wide ranks in response to the data buffer control signals and in accordance with an overall CAS latency of the memory module. In some embodiments, data transfers through the circuitry are registered for an additional amount of time delay such that the overall CAS latency of the memory module is greater than an actual operational CAS latency of each of the memory devices.

In some embodiments, the memory module further comprises a phase locked loop clock driver configured to output a clock signal in response to one or more signals received from the memory controller, and the predetermined amount 15 of time delay is at least one clock cycle time delay. In some embodiments, the memory devices are dynamic random access memory devices configured to operate synchronously with the clock signal, and wherein each memory device in the one of the plurality of ranks is configured receive or output a respective set of bits of the first burst of N-bit wide data signals on both edges of each of a respective set of data

In some embodiments, the circuitry includes data paths, and the circuitry is configured to enable the data paths in response to the data buffer control signals so that the N-bit wide data signals are transferred via the data paths. In some embodiments, the data paths are disabled when no data signals associated with any memory command are being transferred through the circuitry. In some embodiments, the read or write command is a write memory command, wherein the burst of N-bit wide data signals include a respective series of write data bits received by the circuitry from a respective one of the data signal lines, and wherein the respective series of write data bits are successively transferred via a respective one of the data paths.

In some embodiments, each of the memory devices has a corresponding load, and the circuitry is configured to isolate the loads of the memory devices from the memory bus.

In some embodiments, the memory module has a specisignals are transferred through the data paths at the specified data rate.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 schematically illustrates an example memory module in accordance with certain embodiments described

FIG. 2 schematically illustrates a circuit diagram of two memory devices of a conventional memory module.

FIGS. 3A and 3B schematically illustrate example memory modules having a circuit which selectively isolates one or both of the DQ data signal lines of the two memory devices from the computer system in accordance with certain embodiments described herein.

FIGS. 4A and 4B schematically illustrate example memory modules having a circuit which selectively isolates one or both of the DQ data signal lines of the two ranks of memory devices from the computer system in accordance with certain embodiments described herein.

FIGS. 5A-5D schematically illustrate example memory modules having a circuit comprising a logic element and one or more switches operatively coupled to the logic element in accordance with certain embodiments described herein.

FIG. 6A shows an exemplary timing diagram of a gapless read burst for a back-to-back adjacent read condition from one memory device.

5

FIG. **6**B shows an exemplary timing diagram with an extra clock cycle between successive read commands issued to different memory devices for successive read accesses from different memory devices.

FIG. 7 shows an exemplary timing diagram in which the blast data strobe of memory device "a" collides with the pre-amble time interval of the data strobe of memory device "b."

FIGS. **8**A-**8**D schematically illustrate circuit diagrams of example memory modules comprising a circuit which multiplexes the DQS data strobe signal lines from one another in accordance with certain embodiments described herein.

FIG. **9**A schematically illustrates an example memory module with four ranks of memory devices compatible with certain embodiments described herein.

FIG. **9**B schematically illustrates an example memory module with two ranks of memory devices compatible with certain embodiments described herein.

FIG. **9**C schematically illustrates another example memory module in accordance with certain embodiments ²⁰ described herein.

FIG. **10**A schematically illustrates an exemplary memory module which doubles the rank density in accordance with certain embodiments described herein.

FIG. **10**B schematically illustrates an exemplary circuit ²⁵ compatible with embodiments described herein.

FIG. 11A schematically illustrates an exemplary memory module which doubles number of ranks in accordance with certain embodiments described herein.

FIG. 11B schematically illustrates an exemplary circuit ³⁰ compatible with embodiments described herein.

FIG. 12 schematically illustrates an exemplary memory module in which a data strobe (DQS) pin of a first memory device is electrically connected to a DQS pin of a second memory device while both DQS pins are active.

FIG. 13 is an exemplary timing diagram of the voltages applied to the two DQS pins due to non-simultaneous switching.

FIG. **14** schematically illustrates another exemplary memory module in which a DQS pin of a first memory ⁴⁰ device is connected to a DQS pin of a second memory device.

FIG. 15 schematically illustrates an exemplary memory module in accordance with certain embodiments described herein.

FIGS. **16**A and **16**B schematically illustrate a first side and a second side, respectively, of a memory module with eighteen 64 M×4 bit, DDR-1 SDRAM FBGA memory devices on each side of a 184-pin glass-epoxy printed circuit board.

FIGS. 17A and 17B schematically illustrate an exemplary embodiment of a memory module in which a first resistor and a second resistor are used to reduce the current flow between the first DQS pin and the second DQS pin.

FIG. **18** schematically illustrates another exemplary ⁵⁵ memory module compatible with certain embodiments described herein.

FIG. 19 schematically illustrates a particular embodiment of the memory module schematically illustrated by FIG. 18.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

Load Isolation

FIG. 1 schematically illustrates an example memory 65 module 10 compatible with certain embodiments described herein. The memory module 10 is connectable to a memory

6

controller 20 of a computer system (not shown). The memory module 10 comprises a plurality of memory devices 30, each memory device 30 having a corresponding load. The memory module 10 further comprises a circuit 40 electrically coupled to the plurality of memory devices 30 and configured to be electrically coupled to the memory controller 20 of the computer system. The circuit 40 selectively isolates one or more of the loads of the memory devices from the computer system. The circuit 40 comprises logic which translates between a system memory domain of the computer system and a physical memory domain of the memory module 10.

As used herein, the term "load" is a broad term which includes, without limitation, electrical load, such as capacitive load, inductive load, or impedance load. As used herein, the term "isolation" is a broad term which includes, without limitation, electrical separation of one or more components from another component or from one another. As used herein, the term "circuit" is a broad term which includes, without limitation, an electrical component or device, or a configuration of electrical components or devices which are electrically or electromagnetically coupled together (e.g., integrated circuits), to perform specific functions.

Various types of memory modules 10 are compatible with embodiments described herein. For example, memory modules 10 having memory capacities of 512-MB, 1-GB, 2-GB, 4-GB, 8-GB, as well as other capacities, are compatible with embodiments described herein. Certain embodiments described herein are applicable to various frequencies including, but not limited to 100 MHz, 200 MHz, 400 MHz, 800 MHz, and above. In addition, memory modules 10 having widths of 4 bytes, 8 bytes, 16 bytes, 32 bytes, or 32 bits, 64 bits, 128 bits, 256 bits, as well as other widths (in bytes or in bits), are compatible with embodiments described herein. In certain embodiments, the memory module 10 comprises a printed circuit board on which the memory devices 30 are mounted, a plurality of edge connectors configured to be electrically coupled to a corresponding plurality of contacts of a module slot of the computer system, and a plurality of electrical conduits which electrically couple the memory devices 30 to the circuit 40 and which electrically couple the circuit 40 to the edge connectors. Furthermore, memory modules 10 compatible with embodiments described herein include, but are not limited to, single in-line memory modules (SIMMs), dual in-line memory modules (DIMMs), small-outline DIMMs (SO-DIMMs), unbuffered DIMMs (UDIMMs), registered DIMMs (RDIMMs), fully-buffered DIMM (FB-DIMM), rank-buffered DIMMs (RBDIMMs), mini-DIMMs, 50 and micro-DIMMs.

Memory devices 30 compatible with embodiments described herein include, but are not limited to, randomaccess memory (RAM), dynamic random-access memory (DRAM), synchronous DRAM (SDRAM), and double-datarate DRAM (e.g., SDR, DDR-1, DDR-2, DDR-3). In addition, memory devices 30 having bit widths of 4, 8, 16, 32, as well as other bit widths, are compatible with embodiments described herein. Memory devices 30 compatible with embodiments described herein have packaging which include, but are not limited to, thin small-outline package (TSOP), ball-grid-array (BGA), fine-pitch BGA (FBGA), micro-BGA (µBGA), mini-BGA (mBGA), and chip-scale packaging (CSP). Memory devices 30 compatible with embodiments described herein are available from a number of sources, including but not limited to, Samsung Semiconductor, Inc. of San Jose, Calif., Infineon Technologies AG of San Jose, Calif., and Micron Technology, Inc. of Boise, Id.

7

Persons skilled in the art can select appropriate memory devices 30 in accordance with certain embodiments described herein.

In certain embodiments, the plurality of memory devices 30 comprises a first number of memory devices 30. In 5 certain such embodiments, the circuit 40 selectively isolates a second number of the memory devices 30 from the computer system, with the second number less than the first number.

In certain embodiments, the plurality of memory devices 10 30 are arranged in a first number of ranks. For example, in certain embodiments, the memory devices 30 are arranged in two ranks, as schematically illustrated by FIG. 1. In other embodiments, the memory devices 30 are arranged in four ranks. Other numbers of ranks of the memory devices 30 are 15 also compatible with embodiments described herein.

In certain embodiments, the circuit comprises a logic element selected from a group consisting of: a programmable-logic device (PLD), an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), a 20 custom-designed semiconductor device, and a complex programmable-logic device (CPLD). In certain embodiments, the logic element of the circuit 40 is a custom device. Sources of logic elements compatible with embodiments described herein include, but are not limited to, Lattice 25 Semiconductor Corporation of Hillsboro, Oreg., Altera Corporation of San Jose, Calif., and Xilinx Incorporated of San Jose, Calif. In certain embodiments, the logic element comprises various discrete electrical elements, while in certain other embodiments, the logic element comprises one or 30 more integrated circuits.

In certain embodiments, the circuit **40** further comprises one or more switches which are operatively coupled to the logic element to receive control signals from the logic element. Examples of switches compatible with certain 35 embodiments described herein include, but are not limited to, field-effect transistor (FET) switches, such as the SN74AUC1G66 single bilateral analog switch available from Texas Instruments, Inc. of Dallas, Tex.

FIG. 2 schematically illustrates a circuit diagram of two 40 memory devices 30a, 30b of a conventional memory module showing the interconnections between the DQ data signal lines 102a, 102b of the memory devices 30a, 30b and the DQS data strobe signal lines 104a, 104b of the memory devices 30a, 30b. Each of the memory devices 30a, 30b has 45 a plurality of DQ data signal lines and a plurality of DQS data strobe signal lines, however, for simplicity, FIG. 2 only illustrates a single DQ data signal line and a single DQS data strobe signal line for each memory device 30a, 30b. The DQ data signal lines 102a, 102b and the DQS data strobe signal 50 lines 104a, 104b are typically conductive traces etched on the printed circuit board of the memory module. As shown in FIG. 2, each of the memory devices 30a, 30b has their DQ data signal lines 102a, 102b electrically coupled to a common DQ line 112 and their DQS data strobe signal lines 55 104a, 104b electrically coupled to a common DQS line 114. The common DQ line 112 and the common DQS line 114 are electrically coupled to the memory controller 20 of the computer system. Thus, the computer system is exposed to the loads of both memory devices 30a, 30b concurrently.

In certain embodiments, the circuit 40 selectively isolates the loads of at least some of the memory devices 30 from the computer system. The circuit 40 of certain embodiments is configured to present a significantly reduced load to the computer system. In certain embodiments in which the 65 memory devices 30 are arranged in a plurality of ranks, the circuit 40 selectively isolates the loads of some (e.g., one or

8

more) of the ranks of the memory module 10 from the computer system. In certain other embodiments, the circuit 40 selectively isolates the loads of all of the ranks of the memory module 10 from the computer system. For example, when a memory module 10 is not being accessed by the computer system, the capacitive load on the memory controller 20 of the computer system by the memory module 10 can be substantially reduced to the capacitive load of the circuit 40 of the memory module 10.

As schematically illustrated by FIGS. 3A and 3B, an example memory module 10 compatible with certain embodiments described herein comprises a circuit 40 which selectively isolates one or both of the DQ data signal lines 102a, 102b of the two memory devices 30a, 30b from the common DQ data signal line 112 coupled to the computer system. Thus, the circuit 40 selectively allows a DQ data signal to be transmitted from the memory controller 20 of the computer system to one or both of the DQ data signal lines 102a, 102b. In addition, the circuit 40 selectively allows one of a first DO data signal from the DO data signal line 102a of the first memory device 30a or a second DQ data signal from the DQ data signal line 102b of the second memory device 30b to be transmitted to the memory controller 20 via the common DQ data signal line 112 (see, e.g., triangles on the DQ and DQS lines of FIGS. 3A and 3B which point towards the memory controller). While various figures of the present application denote read operations by use of DQ and DQS lines which have triangles pointing towards the memory controller, certain embodiments described herein are also compatible with write operations (e.g., as would be denoted by triangles on the DQ or DQS lines pointing away from the memory controller).

For example, in certain embodiments, the circuit 40 comprises a pair of switches 120 a, 120 b on the DQ data signal lines 102a, 102b as schematically illustrated by FIG. **3**A. Each switch **120** a, **120** b is selectively actuated to selectively electrically couple the DQ data signal line 102a to the common DQ signal line 112, the DQ data signal line 102b to the common DQ signal line 112, or both DQ data signal lines 102a, 102b to the common DQ signal line 112. In certain other embodiments, the circuit 40 comprises a switch 120 electrically coupled to both of the DQ data signal lines 102a, 102b, as schematically illustrated by FIG. 3B. The switch 120 is selectively actuated to selectively electrically couple the DQ data signal line 102a to the common DQ signal line 112, the DQ data signal line 102b to the common DQ signal line 112, or both DQ signal lines 102a, 102b to the common DQ signal line 112. Circuits 40 having other configurations of switches are also compatible with embodiments described herein. While each of the memory devices 30a, 30b has a plurality of DQ data signal lines and a plurality of DQS data strobe signal lines, FIGS. 3A and 3B only illustrate a single DQ data signal line and a single DQS data strobe signal line for each memory device 30a, 30b for simplicity. The configurations schematically illustrated by FIGS. 3A and 3B can be applied to all of the DQ data signal lines and DQS data strobe signal lines of the memory module 10.

In certain embodiments, the circuit 40 selectively isolates the loads of ranks of memory devices 30 from the computer system. As schematically illustrated in FIGS. 4A and 4B, example memory modules 10 compatible with certain embodiments described herein comprise a first number of memory devices 30 arranged in a first number of ranks 32. The memory modules 10 of FIGS. 4A and 4B comprises two ranks 32a, 32b, with each rank 32a, 32b having a corresponding set of DQ data signal lines and a corresponding set

9

of DQS data strobe lines. Other numbers of ranks (e.g., four ranks) of memory devices **30** of the memory module **10** are also compatible with certain embodiments described herein. For simplicity, FIGS. **4A** and **4B** illustrate only a single DQ data signal line and a single DQS data strobe signal line from 5 each rank **32**.

The circuit 40 of FIG. 4A selectively isolates one or more of the DQ data signal lines 102a, 102b of the two ranks 32a, 32b from the computer system. Thus, the circuit 40 selectively allows a DQ data signal to be transmitted from the 10 memory controller 20 of the computer system to the memory devices 30 of one or both of the ranks 32a, 32b via the DQ data signal lines 102a, 102b. In addition, the circuit 40 selectively allows one of a first DQ data signal from the DQ data signal line 102a of the first rank 32a and a second DQ 15 data signal from the DQ data signal line 102b of the second rank 32b to be transmitted to the memory controller 20 via the common DQ data signal line 112. For example, in certain embodiments, the circuit 40 comprises a pair of switches **120** a, **120** b on the DO data signal lines **102**a, **102**b as 20 schematically illustrated by FIG. 4A. Each switch 120 a, 120 b is selectively actuated to selectively electrically couple the DQ data signal line 102a to the common DQ data signal line 112, the DQ data signal line 102b to the common DQ data signal line 112, or both DQ data signal lines 102a, 102b to 25 the common DQ data signal line 112. In certain other embodiments, the circuit 40 comprises a switch 120 electrically coupled to both of the DQ data signal lines 102a, 102b, as schematically illustrated by FIG. 4B. The switch 120 is selectively actuated to selectively electrically couple 30 the DQ data signal line 102a to the common DQ data signal line 112, the DQ data signal line 102b to the common DQ data signal line 112, or both DQ data signal lines 102a, 102b to the common DQ data signal line 112. Circuits 40 having other configurations of switches are also compatible with 35 embodiments described herein.

In the example embodiments schematically illustrated by FIGS. 3A, 3B, 4A, and 4B, the circuit 40 comprises a logic element which is integral with and comprises the switches 120 which are coupled to the DQ data signal lines and the 40 DQS data strobe signal lines. In certain such embodiments, each switch 120 comprises a data path multiplexer/demultiplexer. In certain other embodiments, the circuit 40 comprises a logic element 122 which is a separate component operatively coupled to the switches 120, as schematically 45 illustrated by FIGS. 5A-5D. The one or more switches 120 are operatively coupled to the logic element 122 to receive control signals from the logic element 122 and to selectively electrically couple one or more data signal lines to a common data signal line. Example switches compatible with 50 embodiments described herein include, but are not limited to field-effect transistor (FET) switches, such as the SN74AUC1G66 single bilateral analog switch available from Texas Instruments, Inc. of Dallas, Tex. Example logic elements 122 compatible with certain embodiments 55 described herein include, but are not limited to, programmable-logic devices (PLD), application-specific integrated circuits (ASIC), field-programmable gate arrays (FPGA), custom-designed semiconductor devices, and complex pro10

grammable-logic devices (CPLD). Example logic elements **122** are available from Lattice Semiconductor Corporation of Hillsboro, Oreg., Altera Corporation of San Jose, Calif., and Xilinx Incorporated of San Jose, Calif.

In certain embodiments, the load isolation provided by the circuit 40 advantageously allows the memory module 10 to present a reduced load (e.g., electrical load, such as capacitive load, inductive load, or impedance load) to the computer system by selectively switching between the two ranks of memory devices 30 to which it is coupled. This feature is used in certain embodiments in which the load of the memory module 10 may otherwise limit the number of ranks or the number of memory devices per memory module. In certain embodiments, the memory module 10 operates as having a data path rank buffer which advantageously isolates the ranks of memory devices 30 of the memory module 10 from one another, from the ranks on other memory modules, and from the computer system. This data path rank buffer of certain embodiments advantageously provides DQ-DQS paths for each rank or sets of ranks of memory devices which are separate from one another, or which are separate from the memory controller of the computer system. In certain embodiments, the load isolation advantageously diminishes the effects of capacitive loading, jitter and other sources of noise. In certain embodiments, the load isolation advantageously simplifies various other aspects of operation of the memory module 10, including but not limited to, setup-and-hold time, clock skew, package skew, and process, temperature, voltage, and transmission line variations.

For certain memory module applications that utilize multiple ranks of memory, increased load on the memory bus can degrade speed performance. In certain embodiments described herein, selectively isolating the loads of the ranks of memory devices 30 advantageously decreases the load on the computer system, thereby allowing the computer system (e.g., server) to run faster with improved signal integrity. In certain embodiments, load isolation advantageously provides system memory with reduced electrical loading, thereby improving the electrical topology to the memory controller 20. In certain such embodiments, the speed and the memory density of the computer system are advantageously increased without sacrificing one for the other.

In certain embodiments, load isolation advantageously increases the size of the memory array supported by the memory controller 20 of the computer system. The larger memory array has an increased number of memory devices 30 and ranks of memory devices 30 of the memory module 10, with a corresponding increased number of chip selects. Certain embodiments described herein advantageously provide more system memory using fewer chip selects, thereby avoiding the chip select limitation of the memory controller.

An exemplary section of Verilog code corresponding to logic compatible with a circuit **40** which provides load isolation is listed below in Example 1. The exemplary code of Example 1 corresponds to a circuit **40** comprising six FET switches for providing load isolation to DQ and DQS lines.

Example 1

//	declarations
reg	rasN_R, casN_R, weN_R;
wire	actv_cmd_R, pch_cmd_R, pch_all_cmd_R, ap_xfr_cmd_R_R;
Wire	wfr emd R mrs emd rd emd R:

-continued

11

12

```
//-----DDR 2 FET
                               brs0N_R;
                                                       // registered chip sel
  reg
                               brs1N_R;
                                                      // registeted chip sel
  reg
                               brs2N_R;
                                                      // registered chip sel
  reg
                               brs3N_R;
                                                      // registered chip sel
  reg
  wire
                               sel;
                               sel_01;
  wire
                               sel_23;
  wire
                               rd_R1;
  wire
                               wr_cmd_R,wr_R1;
                               rd_R2,rd_R3,rd_R4,rd_R5;
  reg
                               wr_R2,wr_R3,wr_R4,wr_R5;
  reg
                               enfet1,enfet2,enfet3,enfet4,enfet.5,enfet6;
  reg
                               wr_01_R1,wr_23_R1;
   wire
                               wr_01_R2,wr_01_R3,wr_01_R4;
  reg
                               wr_23_R2,wr_23_R3,wr_23_R4;
  reg
                               rodt0_a,rodt0_b;
  wire
                                         = logic
  always @(posedge clk_in)
     begin
       brs0N_R \le brs0_in_N;
                                  //cs0
       brs1N_R \le brs1_in_N;
                                  //cs1
       brs2N_R \le brs2_in_N;
                                  //cs2
       brs3N_R \le brs3_in_N;
                                  //cs3
       rasN_R <= brras_in_N;
       casN_R <= brcas_in_N;
       weN_R \le bwe_in_N;
     end
assign sel = \simbrs0N_R| \simbrs1N_R | \simbrs2N_R | \simbrsN_R ;
assign sel_01 = \simbrs0N_R | \simbrs1N_R ;
assign sel_23 = \simbrs2N_R | \simbrs3N_R ;
assign actv_cmd_R = !rasN_R & casN_R & weN_R; // activate cmd assign pch_cmd_R = !rasN_R & casN_R & !weN_R ;// pchg cmd
assign xfr_cmd_R = rasN_R & !casN_R;
                                                   // xfr cmd
assign mrs_cmd = !rasN_R & !casN_R & !weN_R ; // md reg set cmd
assign rd_cmd_R = rasN_R & !casN_R & weN_R ; // read cmd
assign wr_cmd_R = rasN_R & !casN_R & !weN_R ; // write cmd
assign rd_R1 = sel & rd_md_R; // rd cmd cyc 1
assign wr_R1 = sel \& wr_cmd_R; // wr cmd cyc 1
  always @(posedge clk_in)
     begin
         rd\_R2 \leq= rd\_R1 \ ;
         rd_R3 \le rd_R2;
       rd_R4 \leq rd_R3;
       rd_R5 <= rd_R4;
       rd0_o_R6 <=rd0_o_R5;
       wr_R2 <= wr_R1;
wr_R3 <= wr_R2;
       wr_R4 <= wr_R3;
       wr_R5 <= wr_R4;
assign wr_01_R1 = sel_01 & wr_cmd_R; // wr cmd cyc 1 for cs 2 & cs3
assign wr_23_R1 = sel_23 & wr_cmd_R; // wr cmd cyc 1 for cs 2 & cs3
  always @(posedge clk_in)
     begin
       wr_01_R2 \le wr_01_R1;
       wr_01_R3 \le wr_01_R2;
       wr_01_R4 \le wr_01_R3;
       wr_23_R2 <= wr_23_R1;
       wr_23_R3 \le wr_23_R2;
       wr_23_R4 \le wr_23_R3;
     end
assign\ rodt0\_ab = (rodt0)
                               // odt cmd from sys
       | (wr_23_R1)
                               // wr 1st cyc to other rnks (assume single dimm per channel)
       | (wr_23_R2)
                               // wr 2nd cyc to other rnks (assume single dimm per channel)
       | (wr_23_R3)
                               // wr 3rd cyc to other rnks (assume single dimm per channel)
assign rodt1\_ab = (rodt1)
                               // odt cmd from sys
       | (wr_01_R1)
                               // wr 1st cyc to other rnks (assume single dimm per channel)
       | (wr_01_R2)
                               // wr 2nd cyc to other rnks (assume single dimm per channel)
                               // wr 3rd cyc to other rnks (assume single dimm per channel)
       \vdash (wr\_01\_R3)
       ;
  always @(posedge clk_in)
              begin
     if (
```

-continued

14

```
(rd R2)
                                 // pre-am rd
        (rd R3)
                                 // 1st eye of rd brst (cl3)
        | (rd_R4)
                                 // 2nd cyc of rd brst (cl3)
                                 // pre-am wr
        | (wr_R1)
        | (wr_R2)
                                 // wr brst 1st cyc
        | (wr_R3)
                                 // wr brst 2nd cyc
        ) begin
               enfet1 <=1'b1;
                                // enable fet
               enfet2 <=1'b1;
                                 // enable fet
               enfet3 \leq =1'b1;
                                 // enable fet
               enfet4 <=1'b1;
                                 // enable fet
               enfet5 \leq 1'b1;
                                 // enable fet
               enfet6 <=1'b1; // enable fet
    else
          begin
               enfet1 <=1'b0;
                                 // disable fet
               enfet2 <=1'b0;
                                 // disable fet
               enfet3 \leq =1'b0;
                                 // disable fet
               enfet4 <=1'b0:
                                 // disable fet
               enfet5 \leq 1'b0;
                                 // disable fet
               enfet6 <=1'b0;
                                 // disable fet
       end
end
```

Back-to-Back Adjacent Read Commands

Due to their source synchronous nature, DDR SDRAM (e.g., DDR1, DDR2, DDR3) memory devices operate with a data transfer protocol which surrounds each burst of data strobes with a pre-amble time interval and a post-amble time interval. The pre-amble time interval provides a timing 30 window for the receiving memory device to enable its data capture circuitry when a known valid level is present on the strobe signal to avoid false triggers of the memory device's capture circuit. The post-amble time interval provides extra time after the last strobe for this data capture to facilitate 35 good signal integrity. In certain embodiments, when the computer system accesses two consecutive bursts of data from the same memory device, termed herein as a "backto-back adjacent read," the post-amble time interval of the first read command and the pre-amble time interval of the $\,^{40}$ second read command are skipped by design protocol to increase read efficiency. FIG. 6A shows an exemplary timing diagram of this "gapless" read burst for a back-to-back adjacent read condition from one memory device.

In certain embodiments, when the second read command accesses data from a different memory device than does the first read command, there is at least one time interval (e.g., clock cycle) inserted between the data strobes of the two memory devices. This inserted time interval allows both read data bursts to occur without the post-amble time interval of the first read data burst colliding or otherwise interfering with the pre-amble time interval of the second read data burst. In certain embodiments, the memory controller of the computer system inserts an extra clock cycle 55 between successive read commands issued to different memory devices, as shown in the exemplary timing diagram of FIG. 6B for successive read accesses from different memory devices.

In typical computer systems, the memory controller is 60 informed of the memory boundaries between the ranks of memory of the memory module prior to issuing read commands to the memory module. Such memory controllers can insert wait time intervals or clock cycles to avoid collisions or interference between back-to-back adjacent read commands which cross memory device boundaries, which are referred to herein as "BBARX."

In certain embodiments described herein in which the number of ranks 32 of the memory module 10 is doubled or quadrupled, the circuit 40 generates a set of output address and command signals so that the selection decoding is transparent to the computer system. However, in certain such embodiments, there are memory device boundaries of which the computer system is unaware, so there are occasions in which BBARX occurs without the cognizance of the memory controller 20 of the computer system. As shown in FIG. 7, the last data strobe of memory device "a" collides with the pre-amble time interval of the data strobe of memory device "b," resulting in a "collision window."

FIGS. 8A-8D schematically illustrate circuit diagrams of example memory modules 10 comprising a circuit 40 which multiplexes the DQS data strobe signal lines 104a, 104b of two ranks 32a, 32b from one another in accordance with certain embodiments described herein. While the DQS data strobe signal lines 104a, 104b of FIGS. 8A-8D correspond to two ranks 32a, 32b of memory devices 30, in certain other embodiments, the circuit 40 multiplexes the DQS data strobe signal lines 104a, 104b corresponding to two individual memory devices 30a, 30b.

FIG. 8A schematically illustrates a circuit diagram of an exemplary memory module 10 comprising a circuit 40 in accordance with certain embodiments described herein. In certain embodiments, BBARX collisions are avoided by a mechanism which electrically isolates the DQS data strobe signal lines 104a, 104b from one another during the transition from the first read data burst of one rank 32a of memory devices 30 to the second read data burst of another rank 32b of memory devices 30.

In certain embodiments, as schematically illustrated by FIG. 8A, the circuit 40 comprises a first switch 130a electrically coupled to a first DQS data strobe signal line 104a of a first rank 32a of memory devices 30 and a second switch 130b electrically coupled to a second DQS data strobe signal line 104b of a second rank 32b of memory devices 30. In certain embodiments, the time for switching the first switch 130a and the second switch 130b is between the two read data bursts (e.g., after the last DQS data strobe of the read data burst of the first DQS data strobe of the read data burst of the second rank 32b). During the read data burst for the first rank 32a, the

15

first switch 130a is enabled. After the last DQS data strobe of the first rank 32a and before the first DQS data strobe of the second rank 32b, the first switch 130a is disabled and the second switch 130b is enabled.

As shown in FIG. 8A, each of the ranks 32a, 32b 5 otherwise involved in a BBARX collision have their DQS data strobe signal lines 104a, 104b selectively electrically coupled to the common DQS line 114 through the circuit 40. The circuit 40 of certain embodiments multiplexes the DQS data strobe signal lines 104a, 104b of the two ranks 32a, 32b 10 of memory devices 30 from one another to avoid a BBARX collision.

In certain embodiments, as schematically illustrated by FIG. 8B, the circuit 40 comprises a switch 130 which multiplexes the DQS data strobe signal lines 104a, 104b 15 from one another. For example, the circuit 40 receives a DQS data strobe signal from the common DQS data strobe signal line 114 and selectively transmits the DQS data strobe signal to the first DQS data strobe signal line 104a, to the second DQS data strobe signal line 104b, or to both DQS 20 data strobe signal lines 104a, 104b. As another example, the circuit 40 receives a first DQS data strobe signal from the first rank 32a of memory devices 30 and a second DQS data strobe signal from a second rank 32b of memory devices 30 and selectively switches one of the first and second DQS 25 data strobe signals to the common DQS data strobe signal line 114.

In certain embodiments, the circuit 40 also provides the load isolation described above in reference to FIGS. 1-5. For example, as schematically illustrated by FIG. 8C, the circuit 30 40 comprises both the switch 120 for the DQ data signal lines 102a, 102b and the switch 130 for the DQS data strobe signal lines 104a, 104b. While in certain embodiments, the switches 130 are integral with a logic element of the circuit 40, in certain other embodiments, the switches 130 are 35 separate components which are operatively coupled to a logic element 122 of the circuit 40, as schematically illustrated by FIG. 8D. In certain such embodiments, the control and timing of the switch 130 is performed by the circuit 40 which is resident on the memory module 10. Example 40 switches 130 compatible with embodiments described herein include, but are not limited to field-effect transistor (FET) switches, such as the SN74AUC1G66 single bilateral analog switch available from Texas Instruments, Inc. of Dallas, Tex., and multiplexers, such as the SN74AUC2G53 45 2:1 analog multiplexer/demultiplexer available from Texas Instruments, Inc. of Dallas, Tex.

The circuit 40 of certain embodiments controls the isolation of the DQS data strobe signal lines 104a, 104b by monitoring commands received by the memory module 10 50 from the computer system and producing "windows" of operation whereby the appropriate switches 130 are activated or deactivated to enable and disable the DQS data strobe signal lines 104a, 104b to mitigate BBARX collisions. In certain other embodiments, the circuit 40 monitors 55 the commands received by the memory module 10 from the computer system and selectively activates or deactivates the switches 120 to enable and disable the DQ data signal lines 102a, 102b to reduce the load of the memory module 10 on the computer system. In still other embodiments, the circuit 60 40 performs both of these functions together.

Command Signal Translation

Most high-density memory modules are currently built with 512-Megabit ("512-Mb") memory devices wherein each memory device has a 64 Mx8-bit configuration. For 65 example, a 1-Gigabyte ("1-GB") memory module with error checking capabilities can be fabricated using eighteen such

16

512-Mb memory devices. Alternatively, it can be economically advantageous to fabricate a 1-GB memory module using lower-density memory devices and doubling the number of memory devices used to produce the desired word width. For example, by fabricating a 1-GB memory module using thirty-six 256-Mb memory devices with 64 M×4-bit configuration, the cost of the resulting 1-GB memory module can be reduced since the unit cost of each 256-Mb memory device is typically lower than one-half the unit cost of each 512-Mb memory device. The cost savings can be significant, even though twice as many 256-Mb memory devices are used in place of the 512-Mb memory devices. For example, by using pairs of 512-Mb memory devices rather than single 1-Gb memory devices, certain embodiments described herein reduce the cost of the memory module by a factor of up to approximately five.

Market pricing factors for DRAM devices are such that higher-density DRAM devices (e.g., 1-Gb DRAM devices) are much more than twice the price of lower-density DRAM devices (e.g., 512-Mb DRAM devices). In other words, the price per bit ratio of the higher-density DRAM devices is greater than that of the lower-density DRAM devices. This pricing difference often lasts for months or even years after the introduction of the higher-density DRAM devices, until volume production factors reduce the costs of the newer higher-density DRAM devices. Thus, when the cost of a higher-density DRAM devices is more than the cost of two lower-density DRAM devices, there is an economic incentive for utilizing pairs of the lower-density DRAM devices to replace individual higher-density DRAM devices.

FIG. 9A schematically illustrates an exemplary memory module 10 compatible with certain embodiments described herein. The memory module 10 is connectable to a memory controller 20 of a computer system (not shown). The memory module 10 comprises a printed circuit board 210 and a plurality of memory devices 30 coupled to the printed circuit board 210. The plurality of memory devices 30 has a first number of memory devices 30. The memory module 10 further comprises a circuit 40 coupled to the printed circuit board 210. The circuit 40 receives a set of input address and command signals from the computer system. The set of input address and command signals correspond to a second number of memory devices 30 smaller than the first number of memory devices 30. The circuit 40 generates a set of output address and command signals in response to the set of input address and command signals. The set of output address and command signals corresponds to the first number of memory devices 30.

In certain embodiments, as schematically illustrated in FIG. 9A, the memory module 10 further comprises a phaselock loop device 220 coupled to the printed circuit board 210 and a register 230 coupled to the printed circuit board 210. In certain embodiments, the phase-lock loop device 220 and the register 230 are each mounted on the printed circuit board 210. In response to signals received from the computer system, the phase-lock loop device 220 transmits clock signals to the plurality of memory devices 30, the circuit 40, and the register 230. The register 230 receives and buffers a plurality of command signals and address signals (e.g., bank address signals, row address signals, column address signals, gated column address strobe signals, chip-select signals), and transmits corresponding signals to the appropriate memory devices 30. In certain embodiments, the register 230 comprises a plurality of register devices. While the phase-lock loop device 220, the register 230, and the circuit 40 are described herein in certain embodiments as being separate components, in certain other embodiments, two or

17

more of the phase-lock loop device 220, the register 230, and the circuit 40 are portions of a single component. Persons skilled in the art are able to select a phase-lock loop device 220 and a register 230 compatible with embodiments described herein.

In certain embodiments, the memory module 10 further comprises electrical components which are electrically coupled to one another and are surface-mounted or embedded on the printed circuit board 210. These electrical components can include, but are not limited to, electrical conduits, resistors, capacitors, inductors, and transistors. In certain embodiments, at least some of these electrical components are discrete, while in other certain embodiments, at least some of these electrical components are constituents of 15 one or more integrated circuits.

In certain embodiments, the printed circuit board 210 is mountable in a module slot of the computer system. The printed circuit board 210 of certain such embodiments has a sponding contacts of the module slot and to the various components of the memory module 10, thereby providing electrical connections between the computer system and the components of the memory module 10.

In certain embodiments, the plurality of memory devices 25 30 are arranged in a first number of ranks 32. For example, in certain embodiments, the memory devices 30 are arranged in four ranks 32a, 32b, 32 c, 32 d, as schematically illustrated by FIG. 9A. In certain other embodiments, the memory devices 30 are arranged in two ranks 32a, 32b, as schematically illustrated by FIG. 9B. Other numbers of ranks 32 of the memory devices 30 are also compatible with embodiments described herein.

As schematically illustrated by FIGS. 9A and 9B, in certain embodiments, the circuit 40 receives a set of input command signals (e.g., refresh, precharge) and address signals (e.g., bank address signals, row address signals, column address signals, gated column address strobe signals, chip-select signals) from the memory controller 20 of 40 the computer system. In response to the set of input address and command signals, the circuit 40 generates a set of output address and command signals.

In certain embodiments, the set of output address and command signals corresponds to a first number of ranks in 45 which the plurality of memory devices 30 of the memory module 10 are arranged, and the set of input address and command signals corresponds to a second number of ranks per memory module for which the computer system is configured. The second number of ranks in certain embodi- 50 ments is smaller than the first number of ranks. For example, in the exemplary embodiment as schematically illustrated by FIG. 9A, the first number of ranks is four while the second number of ranks is two. In the exemplary embodiment of FIG. 9B, the first number of ranks is two while the second 55 number of ranks is one. Thus, in certain embodiments, even though the memory module 10 actually has the first number of ranks of memory devices 30, the memory module 10 simulates a virtual memory module by operating as having the second number of ranks of memory devices 30. In 60 certain embodiments, the memory module 10 simulates a virtual memory module when the number of memory devices 30 of the memory module 10 is larger than the number of memory devices 30 per memory module for which the computer system is configured to utilize. In 65 certain embodiments, the circuit 40 comprises logic (e.g., address decoding logic, command decoding logic) which

18

translates between a system memory domain of the computer system and a physical memory domain of the memory module 10.

In certain embodiments, the computer system is configured for a number of ranks per memory module which is smaller than the number of ranks in which the memory devices 30 of the memory module 10 are arranged. In certain such embodiments, the computer system is configured for two ranks of memory per memory module (providing two chip-select signals CS₀, CS₁) and the plurality of memory modules 30 of the memory module 10 are arranged in four ranks, as schematically illustrated by FIG. 9A. In certain other such embodiments, the computer system is configured for one rank of memory per memory module (providing one chip-select signal CS_0) and the plurality of memory modules 30 of the memory module 10 are arranged in two ranks, as schematically illustrated by FIG. 9B.

In the exemplary embodiment schematically illustrated by plurality of edge connections electrically coupled to corre- 20 FIG. 9A, the memory module 10 has four ranks of memory devices 30 and the computer system is configured for two ranks of memory devices per memory module. The memory module 10 receives row/column address signals or signal bits (A_0-A_{n+1}) , bank address signals (BA_0-BA_m) , chip-select signals (CS₀ and CS₁), and command signals (e.g., refresh, precharge, etc.) from the computer system. The A_0 - A_n row/column address signals are received by the register 230, which buffers these address signals and sends these address signals to the appropriate ranks of memory devices 30. The circuit 40 receives the two chip-select signals (CS₀, CS₁) and one row/column address signal (A_{n+1}) from the computer system. Both the circuit 40 and the register 230 receive the bank address signals (BA_0-BA_m) and at least one command signal (e.g., refresh, precharge, etc.) from the computer system.

Logic Tables

Table 1 provides a logic table compatible with certain embodiments described herein for the selection among ranks of memory devices 30 using chip-select signals.

TABLE 1

State	CS_0	CS_1	A_{n+1}	Command	CS_{0A}	CS_{0B}	$\mathrm{CS}_{1\mathcal{A}}$	CS_{1B}
1	0	1	0	Active	0	1	1	1
2	0	1	1	Active	1	0	1	1
3	0	1	x	Active	0	0	1	1
4	1	0	0	Active	1	1	0	1
5	1	0	1	Active	1	1	1	0
6	1	0	x	Active	1	1	0	0
7	1	1	x	x	1	1	1	1

- 1. CS_0 , CS_1 , CS_{0A} , CS_{0B} , CS_{1A} , and CS_{1B} are active low signals.
- 2. A_{n+1} is an active high signal.
- 3. 'x' is a Don't Care condition
- 4. Command involves a number of command signals that define operations such as refresh,

In Logic State 1: CS_0 is active low, A_{n+1} is non-active, and Command is active. CS_{0.4} s pulled low, thereby selecting

In Logic State 2: CS_0 is active low, A_{n+1} is active, and Command is active. CS_{0B} is pulled low, thereby selecting

In Logic State 3: CS_0 is active low, A_{n+1} is Don't Care, and Command is active high. CS_{0A} and CS_{0B} are pulled low, thereby selecting Ranks 0 and 1.

In Logic State 4: CS_1 is active low, A_{n+1} is non-active, and Command is active. CS_{1A} is pulled low, thereby selecting

19

In Logic State 5: CS_1 is active low, A_{n+1} is active, and Command is active. CS_1B is pulled low, thereby selecting Rank 3

In Logic State 6: CS_1 is active low, A_{n+1} is Don't Care, and Command is active. $CS_{1.4}$ and CS_1B are pulled low, 5 thereby selecting Ranks 2 and 3.

In Logic State 7: CS_0 and CS_1 are pulled non-active high, which deselects all ranks, i.e., CS_{0A} , CS_{0B} , CS_{1A} , and CS_{1B} are pulled high.

The "Command" column of Table 1 represents the various commands that a memory device (e.g., a DRAM device) can execute, examples of which include, but are not limited to, activation, read, write, precharge, and refresh. In certain embodiments, the command signal is passed through to the $_{15}$ selected rank only (e.g., state 4 of Table 1). In such embodiments, the command signal (e.g., read) is sent to only one memory device or the other memory device so that data is supplied from one memory device at a time. In other embodiments, the command signal is passed through to both 20 associated ranks (e.g., state 6 of Table 1). In such embodiments, the command signal (e.g., refresh) is sent to both memory devices to ensure that the memory content of the memory devices remains valid over time. Certain embodiments utilize a logic table such as that of Table 1 to simulate 25 a single memory device from two memory devices by selecting two ranks concurrently.

Table 2 provides a logic table compatible with certain embodiments described herein for the selection among ranks of memory devices **30** using gated CAS signals.

TABLE 2

CS*	RAS*	CAS*	WE*	Density Bit	A_{10}	Command	CAS0*	CAS1*
1	х	х	х	х	х	NOP	х	x
0	1	1	1	X	X	NOP	1	1
0	0	1	1	0	X	ACTIVATE	1	1
0	0	1	I	1	X	ACTIVATE	1	1
0	1	0	1	0	X	READ	0	1
0	1	0	1	1	X	READ	1	0
0	1	0	0	0	X	WRITE	0	1
0	1	0	0	1	X	WRITE	1	0
0	0	1	0	0	0	PRE-	1	1
0	0	1	0	1	0	CHARGE PRE- CHARGE	1	1
0	0	1	0	x	1	PRE-	1	1
0	0	0	0	x	x	CHARGE MODE REG SET	0	0
0	0	0	1	X	X	REFRESH	0	0

In certain embodiments in which the density bit is a row address bit, for read/write commands, the density bit is the value latched during the activate command for the selected bank.

Serial-Presence-Detect Device

Memory modules typically include a serial-presence detect (SPD) device 240 (e.g., an electrically-erasable-programmable read-only memory or EEPROM device) comprising data which characterize various attributes of the memory module, including but not limited to, the number of 60 row addresses the number of column addresses, the data width of the memory devices, the number of ranks, the memory density per rank, the number of memory devices, and the memory density per memory device. The SPD device 240 communicates this data to the basic input/output 65 system (BIOS) of the computer system so that the computer system is informed of the memory capacity and the memory

20

configuration available for use and can configure the memory controller properly for maximum reliability and performance.

For example, for a commercially-available 512-MB (64 M×8-byte) memory module utilizing eight 512-Mb memory devices each with a 64 M×8-bit configuration, the SPD device contains the following SPD data (in appropriate bit fields of these bytes):

Byte 3: Defines the number of row address bits in the DRAM device in the memory module [13 for the 512-Mb memory device].

Byte 4: Defines the number of column address bits in the DRAM device in the memory module [11 for the 512-Mb memory device].

Byte 13: Defines the bit width of the primary DRAM device used in the memory module [8 bits for the 512-Mb (64 M×8-bit) memory device].

Byte 14: Defines the bit width of the error checking DRAM device used in the memory module [8 bits for the 512-Mb (64 M×8-bit) memory device].

Byte 17: Defines the number of banks internal to the DRAM device used in the memory module [4 for the 512-Mb memory device].

In a further example, for a commercially-available 1-GB (128 M×8-byte) memory module utilizing eight 1-Gb memory devices each with a 128 M×8-bit configuration, as described above, the SPD device contains the following SPD data (in appropriate bit fields of these bytes):

Byte 3: Defines the number of row address bits in the DRAM device in the memory module [14 for the 1-Gb memory device].

Byte 4: Defines the number of column address bits in the DRAM device in the memory module [11 for the 1-Gb memory device].

Byte 13: Defines the bit width of the primary DRAM device used in the memory module [8 bits for the 1-Gb (128 M×8-bit) memory device].

Byte 14: Defines the bit width of the error checking DRAM device used in the memory module [8 bits for the 1-Gb (128 M×8-bit) memory device].

Byte 17: Defines the number of banks internal to the DRAM device used in the memory module [4 for the 1-Gb memory device].

In certain embodiments, the SPD device 240 comprises 45 data which characterize the memory module 10 as having fewer ranks of memory devices than the memory module 10 actually has, with each of these ranks having more memory density. For example, for a memory module 10 compatible with certain embodiments described herein having two ranks 50 of memory devices 30, the SPD device 240 comprises data which characterizes the memory module 10 as having one rank of memory devices with twice the memory density per rank. Similarly, for a memory module 10 compatible with certain embodiments described herein having four ranks of memory devices 30, the SPD device 240 comprises data which characterizes the memory module 10 as having two ranks of memory devices with twice the memory density per rank. In addition, in certain embodiments, the SPD device 240 comprises data which characterize the memory module 10 as having fewer memory devices than the memory module 10 actually has, with each of these memory devices having more memory density per memory device. For example, for a memory module 10 compatible with certain embodiments described herein, the SPD device 240 comprises data which characterizes the memory module 10 as having one-half the number of memory devices that the memory module 10 actually has, with each of these memory

21

devices having twice the memory density per memory device. Thus, in certain embodiments, the SPD device 240 informs the computer system of the larger memory array by reporting a memory device density that is a multiple of the memory devices 30 resident on the memory module 10. 5 Certain embodiments described herein advantageously do not require system level changes to hardware (e.g., the motherboard of the computer system) or to software (e.g., the BIOS of the computer system).

FIG. 9C schematically illustrates an exemplary memory 10 module 10 in accordance with certain embodiments described herein. The memory module 10 comprises a pair of substantially identical memory devices 31, 33. Each memory device 31, 33 has a first bit width, a first number of banks of memory locations, a first number of rows of 15 memory locations, and a first number of columns of memory locations. The memory module 10 further comprises an SPD device 240 comprising data that characterizes the pair of memory devices 31, 33. The data characterize the pair of memory devices 31, 33 as a virtual memory device having 20 a second bit width equal to twice the first bit width, a second number of banks of memory locations equal to the first number of banks, a second number of rows of memory locations equal to the first number of rows, and a second number of columns of memory locations equal to the first 25 number of columns.

In certain such embodiments, the SPD device 240 of the memory module 10 is programmed to describe the combined pair of lower-density memory devices 31, 33 as one virtual or pseudo-higher-density memory device. In an exemplary 30 embodiment, two 512-Mb memory devices, each with a 128 M×4-bit configuration, are used to simulate one 1-Gb memory device having a 128 M×8-bit configuration. The SPD device 240 of the memory module 10 is programmed to describe the pair of 512-Mb memory devices as one 35 virtual or pseudo-1-Gb memory device.

For example, to fabricate a 1-GB (128 M×8-byte) memory module, sixteen 512-Mb (128 M×4-bit) memory devices can be used. The sixteen 512-Mb (128 M×4-bit) memory devices are combined in eight pairs, with each pair 40 serving as a virtual or pseudo-1-Gb (128 M×8-bit) memory device. In certain such embodiments, the SPD device 240 contains the following SPD data (in appropriate bit fields of these bytes):

Byte 3: 13 row address bits.

Byte 4: 12 column address bits.

Byte 13: 8 bits wide for the primary virtual 1-Gb (128) M×8-bit) memory device.

Byte 14: 8 bits wide for the error checking virtual 1-Gb (128 M×8-bit) memory device.

Byte 17: 4 banks.

In this exemplary embodiment, bytes 3, 4, and 17 are programmed to have the same values as they would have for a 512-MB (128 M×4-byte) memory module utilizing 512-Mb (128 M×4-bit) memory devices. However, bytes 13 and 55 14 of the SPD data are programmed to be equal to 8, corresponding to the bit width of the virtual or pseudohigher-density 1-Gb (128 M×8-bit) memory device, for a total capacity of 1-GB. Thus, the SPD data does not describe the actual-lower-density memory devices, but instead 60 describes the virtual or pseudo-higher-density memory devices. The BIOS accesses the SPD data and recognizes the memory module as having 4 banks of memory locations arranged in 213 rows and 212 columns, with each memory location having a width of 8 bits rather than 4 bits.

In certain embodiments, when such a memory module 10 is inserted in a computer system, the computer system's

22

memory controller then provides to the memory module 10 a set of input address and command signals which correspond to the number of ranks or the number of memory devices reported by the SPD device 240. For example, placing a two-rank memory module 10 compatible with certain embodiments described herein in a computer system compatible with one-rank memory modules, the SPD device 240 reports to the computer system that the memory module 10 only has one rank. The circuit 40 then receives a set of input address and command signals corresponding to a single rank from the computer system's memory controller, and generates and transmits a set of output address and command signals corresponding to two ranks to the appropriate memory devices 30 of the memory module 10.

Similarly, when a two-rank memory module 10 compatible with certain embodiments described herein is placed in a computer system compatible with either one- or two-rank memory modules, the SPD device 240 reports to the computer system that the memory module 10 only has one rank. The circuit 40 then receives a set of input address and command signals corresponding to a single rank from the computer system's memory controller, and generates and transmits a set of output address and command signals corresponding to two ranks to the appropriate memory devices 30 of the memory module 10.

Furthermore, a four-rank memory module 10 compatible with certain embodiments described herein simulates a two-rank memory module whether the memory module 10 is inserted in a computer system compatible with two-rank memory modules or with two- or four-rank memory modules. Thus, by placing a four-rank memory module 10 compatible with certain embodiments described herein in a module slot that is four-rank-ready, the computer system provides four chip-select signals, but the memory module 10 only uses two of the chip-select signals.

In certain embodiments, the circuit 40 comprises the SPD device 240 which reports the CAS latency (CL) to the memory controller of the computer system. The SPD device 240 of certain embodiments reports a CL which has one more cycle than does the actual operational CL of the memory array. In certain embodiments, data transfers between the memory controller and the memory module are registered for one additional clock cycle by the circuit 40. The additional clock cycle of certain embodiments is added to the transfer time budget with an incremental overall CAS latency. This extra cycle of time in certain embodiments advantageously provides sufficient time budget to add a buffer which electrically isolates the ranks of memory devices 30 from the memory controller 20. The buffer of certain embodiments comprises combinatorial logic, registers, and logic pipelines. In certain embodiments, the buffer adds a one-clock cycle time delay, which is equivalent to a registered DIMM, to accomplish the address decoding. The one-cycle time delay of certain such embodiments provides sufficient time for read and write data transfers to provide the functions of the data path multiplexer/demultiplexer. Thus, for example, a DDR2 400-MHz memory system in accordance with embodiments described herein has an overall CAS latency of four, and uses memory devices with a CAS latency of three. In still other embodiments, the SPD device 240 does not utilize this extra cycle of time. Memory Density Multiplication

In certain embodiments, two memory devices having a memory density are used to simulate a single memory device having twice the memory density, and an additional address signal bit is used to access the additional memory. Similarly, in certain embodiments, two ranks of memory

23

devices having a memory density are used to simulate a single rank of memory devices having twice the memory density, and an additional address signal bit is used to access the additional memory. As used herein, such simulations of memory devices or ranks of memory devices are termed as "memory density multiplication," and the term "density transition bit" is used to refer to the additional address signal bit which is used to access the additional memory by selecting which rank of memory devices is enabled for a read or write transfer operation.

For example, for computer systems which are normally limited to using memory modules which have a single rank of 128 M×4-bit memory devices, certain embodiments described herein enable the computer system to utilize 15 memory modules which have double the memory (e.g., two ranks of 128 M×4-bit memory devices). The circuit 40 of certain such embodiments provides the logic (e.g., command and address decoding logic) to double the number of chip selects, and the SPD device 240 reports a memory device 20 density of 256 M×4-bit to the computer system.

In certain embodiments utilizing memory density multiplication embodiments, the memory module 10 can have various types of memory devices 30 (e.g., DDR1, DDR2, DDR3, and beyond). The circuit 40 of certain such embodiments utilizes implied translation logic equations having variations depending on whether the density transition bit is a row, column, or internal bank address bit. In addition, the translation logic equations of certain embodiments vary 30 depending on the type of memory module 10 (e.g., UDIMM, RDIMM, FBDIMM, etc.). Furthermore, in certain embodiments, the translation logic equations vary depending on whether the implementation multiplies memory devices per rank or multiplies the number of ranks per memory module.

TABLE 3A

	128-Mb	256-Mb	512-Mb	1-Gb
Number of banks	4	4	4	4
Number of row address bits	12	13	13	14
Number of column address	11	11	12	12
bits for "x 4" configuration				
Number of column address	10	10	11	11
bits for "x 8" configuration				
Number of column address	9	9	10	10
bits for "x 16" configuration				

Table 3A provides the numbers of rows and columns for DDR-1 memory devices, as specified by JEDEC standard JESD79D, "Double Data Rate (DDR) SDRAM Specification," published February 2004, and incorporated in its entirety by reference herein.

As described by Table 3A, 512-Mb (128 M×4-bit) DRAM 55 devices have 2¹³ rows and 2¹² columns of memory locations, while 1-Gb (128 M×8-bit) DRAM devices have 2¹⁴ rows and 2¹¹ columns of memory locations. Because of the differences in the number of rows and the number of columns for the two types of memory devices, complex address translation procedures and structures would typically be needed to fabricate a 1-GB (128 M×8-byte) memory module using sixteen 512-Mb (128 M×4-bit) DRAM devices.

Table 3B shows the device configurations as a function of memory density for DDR2 memory devices.

24 TABLE 3B

	Number of Rows	Number of Columns	Number of Internal Banks	Page Size (x4s or x8s)
256 Mb	13	11	4	1 KB
512 Mb	14	11	4	1 KB
1 Gb	14	11	8	1 KB
2 Gb	15	11	8	1 KB
4 Gb	16	11	8	1 KB

Table 4 lists the corresponding density transition bit for the density transitions between the DDR2 memory densities of Table 3B.

TABLE 4

 Density Transition	Density Transition Bit	
256 Mb to 5.12 Mb 512 Mb to 1 Gb 1 Gb to 2 Gb 2 Gb to 4 Gb	$egin{array}{c} A_{13} \\ BA_2 \\ A_{14} \\ A_{15} \end{array}$	

Other certain embodiments described herein utilize a transition bit to provide a transition from pairs of physical 4-Gb memory devices to simulated 8-Gb memory devices.

In an example embodiment, the memory module comprises one or more pairs of 256-Mb memory devices, with each pair simulating a single 512-Mb memory device. The simulated 512-Mb memory device has four internal banks while each of the two 256-Mb memory devices has four internal banks, for a total of eight internal banks for the pair of 256-Mb memory devices. In certain embodiments, the additional row address bit is translated by the circuit 40 to the rank selection between each of the two 256-Mb memory devices of the pair. Although there are eight total internal banks in the rank-converted memory array, the computer system is only aware of four internal banks. When the memory controller activates a row for a selected bank, the circuit 40 activates the same row for the same bank, but it does so for the selected rank according to the logic state of the additional row address bit A_{13} .

In another example embodiment, the memory module comprises one or more pairs of 512-Mb memory devices, with each pair simulating a single 1-Gb memory device. The simulated 1-Gb memory device has eight internal banks while each of the two 512-Mb memory devices has four internal banks, for a total of eight internal banks for the pair of 512-Mb memory devices. In certain embodiments, the mapped BA_2 (bank 2) bit is used to select between the two ranks of 512-Mb memory devices to preserve the internal bank geometry expected by the memory controller of the computer system. The state of the BA_2 bit selects the upper or lower set of four banks, as well as the upper and lower 512-Mb rank.

In another example embodiment, the memory module comprises one or more pairs of 1-Gb memory devices, with each pair simulating a single 2-Gb memory device. Each of the two 1-Gb memory devices has eight internal banks for a total of sixteen internal banks, while the simulated 2-Gb memory device has eight internal banks. In certain embodiments, the additional row address bit translates to the rank selection between the two 1-Gb memory devices. Although there are sixteen total internal banks per pair of 1-Gb memory devices in the rank-converted memory array, the memory controller of the computer system is only aware of eight internal banks. When the memory controller activates a row of a selected bank, the circuit 40 activates the same

25

row for the same bank, but is does so for the selected rank according to the logic state of the additional row address bit A...

The circuit 40 of certain embodiments provides substantially all of the translation logic used for the decoding (e.g., 5 command and address decoding). In certain such embodiments, there is a fully transparent operational conversion from the "system memory" density domain of the computer system to the "physical memory" density domain of the memory module 10. In certain embodiments, the logic translation equations are programmed in the circuit 40 by hardware, while in certain other embodiments, the logic translation equations are programmed in the circuit 40 by software. Examples 1 and 2 provide exemplary sections of Verilog code compatible with certain embodiments 15 described herein. As described more fully below, the code of

26

Examples 1 and 2 includes logic to reduce potential problems due to "back-to-back adjacent read commands which cross memory device boundaries or "BBARX." Persons skilled in the art are able to provide additional logic translation equations compatible with embodiments described

An exemplary section of Verilog code compatible with memory density multiplication from 512 Mb to 1 Gb using DDR2 memory devices with the BA₂ density transition bit is listed below in Example 2. The exemplary code of Example 2 corresponds to a circuit 40 which receives one chip-select signal from the computer system and which generates two chip-select signals.

Example 2

```
always @(posedge clk_in)
  begin
         rs0N R \le rs0 in N;
                                //cs0
         rasN_R \le ras_{in_N};
         casN R <= cas in N;
         weN_R \le we_in_N;
  end
// Gated Chip Select
                    pcs0a_1 = (~rs0_in_N & ~ras_in_N & ~cas_in_N)
                                                                                                // ref,md reg set
assign
                     | (~rs0_in_N & ras_in_N & cas_in_N)
                                                                                                // ref exit.pwr dn
                     | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & a10_in)
                                                                                                // pchg all
                     | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & a10_in & ~ba2_in)
                                                                                               // pchg single bnk
                     | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & ~ba2_in)
                                                                                               // activate
                     \mid (\sim\!\!\mathrm{rs0\_in\_N}\ \&\ \mathrm{ras\_in\_N}\ \&\ \sim\!\!\mathrm{cas\_in\_N}\ \&\ \sim\!\!\mathrm{ba2\_in})
                                                                                               // xfr
                     pcs0b_1 = (~rs0_in_N & ~ras_in_N & ~cas_in_N
assign
                                                                                                // ref,md reg set
                     (~rs0_in_N & ras_in_N & cas_in_N)
                                                                                               // ref exit, pwr dn
                     | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & a10_in)
                                                                                                // pchg all
                     | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & a10_in & ~ba2_in)
                                                                                               // pchg single nak
                     | (~rs0_in_N & ~ras_in_N & cas_in_N & ~we_in_N & ~ba2_in)
                                                                                               // activate
                     | (~rs0_in_N & ras_in_N & ~cas_in_N & ~ba2_in) // xfr
always @(posedge clk_in)
  begin
         a4_r <= a4_in ;
         a5_r \le a5_in;
         a6_r \le a6_in;
         a10_r \le a10_i
         ba0_r \le ba0_in;
         ba1_r \le ba1_in;
         ba2_r \le ba2_in;
         q_mrs_cmd_cyc1 \le q_mrs_cmd;
  end
//determine the cas latency
assign q_mrs_cmd_r = (!rasN_R & 1casN_R & 1weN_R)
           & !rs0N_R
         & (1ba0_r & 1ba1_r)
         ; // md reg set cmd
  always @posedge clk_in)
      if (~reset_N) // lmr
         c13 \le 1'b1;
      else if (q_mrs_cmd_cyc1) // load mode reg cmd
         cl3 <= (~a6_r & a5_r & a4_r);
    end
  always @(posedge clk_in)
      if (~reset N)
                            //reset
         c12 \le 1'b0 :
       else if (q_mrs_cmd_cyc1) // load mode reg cmd
    begin
         cl2 <= (~a6_r &a5_\zeta & ~a4_ r ) ;
    end
    always @(posedge clk_in)
      if (\sim reset_N)
                            // reset
         cl4 \le 1'b0;
      else if (q_mrs_cmd_cyc1) //load mode reg cmd
```

28

-continued

27

```
cl4 <= (a6_ r & ~a5_ r & ~a4_r ) ;
    end
  always @(posedge clk_in)
       if ( ~reset_N)
                              cl5 \le 1'b0;
       else if (q_mrs_cmd_cyc1) //load mode reg cmd
    begin
         cl5 \le (a6_r \& \sim a5_r \& a4_r);
    end
assign
                      pre_cyc2_enfet = (wr_cmd_cyc1 & acs_cyc1 & cl3)
                                                                                                // wr brst cl3 preamble
assign
                      pre_cyc3_enfet = (rd_cmd_cyc2 & cl3)
                                                                                                // rd brst cl3 preamble
                                 (wr_cmd_cyc2 & cl3)
                                                                                                // wr brst cl3 1st pair
                                 | (wr_cmd_cyc2 & cl4)
                                                                                                // wr brst cl4 preamble
                      pre_cyc4_enfet = (wr_cmd_cyc3 & cl3)
assign
                                                                                                // wr brst cl3 2nd pair
                                 | (wr_cmd_cyc3 & cl4)
                                                                                                // wr brst cl4 1st pair
                                 | (rd_cmd_cyc3 & cl3)
                                                                                                // rd brst cl4 1st pair
                                                                                                // wr brst cl4 preamble
                                 | (rd_cmd_cyc3 & cl4)
                      pre_cyc5_enfet = (rd_cmd_cyc4 & cl3)
                                                                                                // wr brst cl3 2nd pair
assign
                                 | (wr_cmd_cyc4 & cl4)
                                                                                                // wr brst cl4 2nd pair
                                 | (rd_cmd_cyc4 & cl4)
                                                                                                // rd brst cl4 1st pair
// dq
assign
                      pre_dq_cyc = pre_cyc2_enfet
                         pre_cyc3_enfet
                         pre_cyc4_enfet
                         | pre_cyc5_enfet
                      pre_dq_ncyc = enfet_cyc2
assign
                        | enfet_cyc3
                       | enfet_cyc4
                       | enfet_cyc5
// dqs
                      pre\_dqsa\_cyc = pre\_cyc2\_enfet \& \sim ba2\_r)
assign
                         | (pre_cyc3_enfet & ~ba2_cyc2)
                         | (pre_cyc4_enfet & ~ba2_cyc3)
                         | (pre_cyc5_enfet & ~ba2_cyc4)
                      pre_dqsb_cyc = pre_cyc2_enfet & ba2_r)
assign
                        | (pre_cyc3_enfet & ba2_cyc2)
                        (pre_cyc4_enfet & ba2_cyc3)
                       | (pre_cyc5_enfet & ba2_cyc4)
                     pre\_dqsa\_ncyc = (enfet\_cyc \& \sim ba2\_cyc2)
assign
                       | (enfet_cyc3 & ~ba2_cyc3)
                       | (enfet_cyc4 & ~ba2_cyc4)
                       | (enfet_cyc5 & ~ba2_cyc5)
                     pre\_dqsb\_ncyc \mathrel{<\!\!\!>} (enfet\_cyc \mathrel{\&} ba2\_cyc2)
assign
                       (enfet_cyc3 & ba2_cyc3)
                       | (enfet_cyc4 & ba2_cyc4)
                       | (enfet_cyc5 & ba2_cyc5)
  always @(posedge clk_in)
    begin
            acs_cyc2 <= acs_cyc1;
                                       // cs active
           ba2\_cyc2 \le ba2\_r;
            ba2_cyc3 <= ba2_cyc2;
            ba2_cyc4 <= ba2_cyc3;
            ba2_cyc5 <= ba2_cyc4;
            rd_cmd_cyc2 <= rd_cmd_cyc1 & acs_cyc1;
            rd_cmd_cyc3 <= rd_cmd_cyc2;
            rd_cmd_cyc4 <= rd_cmd_cyc3;
           rd_cmd_cyc5 <= rd_cmd_cyc4;
            rd_cmd_cyc6 <= rd_cmd_cyc5 ;
            rd_cmd_cyc7 <= rd_cmd_cyc6;
           wr_cmd_cyc2 <= rd_cmd_cyc1 & acs_cyc1;
            wr_cmd_cyc3 <= wr_cmd_cyc2 ;</pre>
            wr_cmd_cyc4 <= wr_cmd_cyc3;
            wr_cmd_cyc5 \le wr_cmd_cyc4;
    end
```

29 30

-continued

```
always @(negedge clk_in)
     begin
            dq_ncyc <= dq_cyc;
            dqs_ncyc_a <= dqs_cyc_a;
            {\rm dqs\_ncyc\_b} \le {\rm dqs\_cyc\_b};
     end
// DQ FET enable
                      enq\_fet1 = dq\_cyc \mid dq\_ncyc
assign
assign
                      enq_fet2 = dq_cyc \mid dq_ncyc;
assign
                      enq\_fet3 = dq\_cyc \mid dq\_ncyc
                      enq_fet4 = dq_cyc \mid dq_ncyc;
assign
                      enq_fet5 = dq_cyc | dq_ncyc ;
assign
// DQS FET enables
assign
                      enq_fet1a = dqs_cyc_a | dqs_ncyc_a
                      enq_fet2a = dqs_cyc_a | dqs_ncyc_a
assign
assign
                      enq_fet3a = dqs_cyc_a \mid dqs_ncyc_a
assign
                      enq_fet1b = dqs_cyc_b | dqs_ncyc_b
                      enq_fet2b = dqs_cyc_b \mid dqs_ncyc_b
assign
assign
                      enq_fet3b = dqs_cyc_b \mid dqs_ncyc_b
```

Another exemplary section of Verilog code compatible with memory density multiplication from 256 Mb to 512 Mb using DDR2 memory devices and gated CAS signals with the row A_{13} density transition bit is listed below in Example 3. The exemplary code of Example 3 corresponds to a circuit

40 which receives one gated CAS signal from the computer system and which generates two gated CAS signals.

Example 3

```
begin
            1 a13 10 <= a13 r:
    end
  always @(posedge clk_in)
     if (actv_cmd_R & ~rs0N_R & bnk1_R & bnk0_R)
                                                               // activate
     begin
            1_a13_11 \le a13_r;
     \quad \text{end} \quad
// gated cas
assign cas_i = \sim(casN_R);
         cas0_o = (\sim rasN_R \& cas_i)
assign
            + ( \ rasN_R \ \& \ {\sim}1\_a13\_00 \ \& \ {\sim}bnk1_R \ \& \ {\sim}bnk0_R \ \& \ cas\_i)
            + ( \ rasN_R \ \& \ {\sim}1\_a13\_01 \ \& \ {\sim}bnk1_R \ \& \ {\sim}bnk0_R \ \& \ cas\_i)
            + ( \ rasN_R  \ \& \ {\sim}1\_a13\_10  \ \& \ {\sim}bnk1_R  \ \& \ {\sim}bnk0_R  \ \& \ cas\_i)
            | ( rasN_R & ~1_a13_11 & ~bnk1_R & ~bnk0_R & cas_i)
         cas1_o= ( ~rasN_R & cas_i)
            | ( rasN_R & 1_a13_00 & ~bnk1_R & ~bnk0-R & cas_i)
            | ( rasN_R & 1_a13_01 & ~bnk1_R & ~bnk0-R & cas_i)
            | ( rasN_R & 1_a13_10 & ~bnk1_R & ~bnk0-R & cas_i)
            + (\ rasN_R \ \& \ 1\_a13\_11 \ \& \ {\sim}bnk1_R \ \& \ {\sim}bnk0-R \ \& \ cas\_i)
            pcas_0_N = \sim cas_0_0;
assign
            pcas_1_N = \sim cas_1_0;
assign
            rd0_o_R1 = rasN_R &cas0_o & weN_R & ~rs0N_R; // rnk0 rd cmd cyc
assign
assign
            rd1\_o\_R1 = rasN\_R \& cas1\_o \& weN\_R \& \sim rs0N\_R; // rnk1 \ rd \ cmd \ cyc
            wr0_o_R1 = rasN_R &cas0_o & weN_R & ~rs0N_R; // rnk0 rd cmd cyc
assign
assign
            wr1_o_R1 = rasN_R \& cas1_o \& weN_R \& \sim rs0N_R; // rnk1 rd cmd cyc
    always @(posedge clk_in)
       begin
               rd0_o_R2 \le rd0_o_R1;
               rd0_o_R3 <= rd0_o_R2;
               rd0_o_R4 \le rd0_o_R3;
               rd0_o_R5 <= rd0_o_R4;
               rd1\_o\_R2 \mathrel{<=} rd1\_o\_R1 \ ;
               rd1_o_R3 \le rd1_o_R2;
               rd1_o_R4 <= rd1_o_R3;
               rd1_o_R5 <= rd1_o_R4;
               wr0_o_R2 \le wr0_o_R1;
               wr0_o_R3 \le wr0_o_R2;
               wr0_o_R4 <= wr0_o_R3;
               wr1_o_R2 <= wr1_o_R1;
               wr1_o_R3 <= wr1_o_R2;
               wr1_o_R4 \le wr1_o_R3;
       end
     always @(posedge clk_in)
       begin
```

31

-continued

```
if (
       (rd0_o_R2 & ~rd1_0_R4)
                                                      // pre-am rd if no ped on rnk 1
     | rd0_o_R3
                                                     // 1st cyc of rd brst
     | rd0_o_R4
                                                     // 2nd cyc of rd brst
     | (rd0_o_R5 & ~rd1_o_R2 & ~rd1_o_R3)
                                                     // post-rd cyc if no ped on rnk 1
     (wr0_o_R1)
                                                     // pre-am wr
     | wr0_o_R2 | wr0_o_R3
                                                     // wr brst 1st & 2nd cyc
                                                     // post-wr cyc (chgef9)
     (wr0 o R4)
     wr1_o_R1 | wr1_o_ R2 | wr1_o__R3 | wr1_o_R4 // rank 1 (chgef9)
              en_fet_a <= 1'b1;
                                                     // enable fet
  else
              en_fet_a <= 1'b0;
                                                     // disable fet
always @(posedge clk_in)
    begin
    if(
           (rd1_o_R2 & ~rd0_o_R4)
         | rd1_o_R3
         | rd1_o_R4
         | (rd1_o_R5 & ~rd0_o_R2 & ~rd0_o_R3)
       | (wr1_o_R1)
                                                     // (chgef8)
       | wr1_o_R2 | wr1_0_R3
  | (wrl o R4)
                                                     // post-wr cvc (chgef9)
  | wr0_o_R1 | wr0_o_RR2 | wr0_o_R3 | wr0_o_R4
                                                     // rank0 (chgef9)
         )
              en fet b <= 1'b1;
    else
              en fet b <= 1'b0:
    end
```

In certain embodiments, the chipset memory controller of the computer system uses the inherent behavioral characteristics of the memory devices (e.g., DDR2 memory devices) to optimize throughput of the memory system. For example, for each internal bank in the memory array, a row (e.g., 1 KB page) is advantageously held activated for an extended period of time. The memory controller, by anticipating a high number of memory accesses or hits to a particular region of memory, can exercise this feature to advantageously eliminate time-consuming pre-charge cycles. In certain such embodiments in which two half-density memory devices are transparently substituted for a single full-density memory device (as reported by the SPD device 240 to the memory controller), the memory devices advantageously support the "open row" feature.

FIG. 10A schematically illustrates an exemplary memory 45 module 10 which doubles the rank density in accordance with certain embodiments described herein. The memory module 10 has a first memory capacity. The memory module 10 comprises a plurality of substantially identical memory devices 30 configured as a first rank 32a and a second rank 32b. In certain embodiments, the memory devices 30 of the first rank 32a are configured in pairs, and the memory devices 30 of the second rank 32b are also configured in pairs. In certain embodiments, the memory devices 30 of the first rank 32a are configured with their respective DQS pins tied together and the memory devices 30 of the second rank 32b are configured with their respective DQS pins tied together, as described more fully below. The memory module 10 further comprises a circuit 40 which receives a first set of address and command signals from a memory controller (not shown) of the computer system. The first set of address and command signals is compatible with a second memory capacity substantially equal to one-half of the first memory capacity. The circuit 40 translates the first set of 65 address and command signals into a second set of address and command signals which is compatible with the first

memory capacity of the memory module 10 and which is transmitted to the first rank 32a and the second rank 32b.

32

The first rank 32a of FIG. 10A has 18 memory devices 30 and the second rank 32b of FIG. 10A has 18 memory devices 30. Other numbers of memory devices 30 in each of the ranks 32a, 32b are also compatible with embodiments described herein.

In the embodiment schematically illustrated by FIG. 10A, the memory module 10 has a width of 8 bytes (or 64 bits) and each of the memory devices 30 of FIG. 10A has a bit width of 4 bits. The 4-bit-wide ("x4") memory devices 30 of FIG. 10A have one-half the width, but twice the depth of 8-bit-wide ("x8") memory devices. Thus, each pair of "x4" memory devices 30 has the same density as a single "x8" memory device, and pairs of "x4" memory devices 30 can be used instead of individual "x8" memory devices to provide the memory density of the memory module 10. For example, a pair of 512-Mb 128 Mx4-bit memory devices has the same memory density as a 1-Gb 128 Mx8-bit memory device.

For two "x4" memory devices 30 to work in tandem to mimic a "x8" memory device, the relative DQS pins of the two memory devices 30 in certain embodiments are advantageously tied together, as described more fully below. In addition, to access the memory density of a high-density memory module 10 comprising pairs of "x4" memory devices 30, an additional address line is used. While a high-density memory module comprising individual "x8" memory devices with the next-higher density would also utilize an additional address line, the additional address lines are different in the two memory module configurations.

For example, a 1-Gb 128 M×8-bit DDR-1 DRAM memory device uses row addresses A_{13} - A_0 and column addresses A_{11} and A_9 - A_0 . A pair of 512-Mb 128 M×4-bit DDR-1 DRAM memory devices uses row addresses A_{12} - A_0 and column addresses A_{12} , A_{11} , and A_9 - A_0 . In certain embodiments, a memory controller of a computer system utilizing a 1-GB 128 M×8 memory module 10 comprising

33 pairs of the 512-Mb 128 M×4 memory devices 30 supplies the address and command signals including the extra row address (A_{13}) to the memory module 10. The circuit 40

controller and converts the extra row address (A_{13}) into an 5 extra column address (A_{12}) .

FIG. 10B schematically illustrates an exemplary circuit 40 compatible with embodiments described herein. The circuit 40 is used for a memory module 10 comprising pairs of "x4" memory devices 30 which mimic individual "x8" memory devices. In certain embodiments, each pair has the respective DQS pins of the memory devices 30 tied together. In certain embodiments, as schematically illustrated by FIG. 10B, the circuit 40 comprises a programmable-logic device (PLD) 42, a first multiplexer 44 electrically coupled to the 15 first rank 32a of memory devices 30, and a second multiplexer 46 electrically coupled to the second rank 32b of memory devices 30. In certain embodiments, the PLD 42 and the first and second multiplexers 44, 46 are discrete elements, while in other certain embodiments, they are 20 integrated within a single integrated circuit. Persons skilled in the art can select an appropriate PLD 42, first multiplexer 44, and second multiplexer 46 in accordance with embodiments described herein.

receives the address and command signals from the memory

In the exemplary circuit 40 of FIG. 10B, during a row 25 access procedure (CAS is high), the first multiplexer 44 passes the A_{12} address through to the first rank 32, the second multiplexer 46 passes the A_{12} address through to the second rank 34, and the PLD 42 saves or latches the A_{13} address from the memory controller. In certain embodi- 30 ments, a copy of the A_{13} address is saved by the PLD 42 for each of the internal banks (e.g., 4 internal banks) per memory device 30. During a subsequent column access procedure (CAS is low), the first multiplexer 44 passes the previously-saved A_{13} address through to the first rank 32a as 35 the A₁₂ address and the second multiplexer 46 passes the previously-saved \mathbf{A}_{13} address through to the second rank $\mathbf{32}b$ as the A_{12} address. The first rank 32a and the second rank ${\bf 32}b$ thus interpret the previously-saved ${\bf A_{13}}$ row address as embodiments, the circuit 40 translates the extra row address into an extra column address in accordance with certain embodiments described herein.

Thus, by allowing two lower-density memory devices to be used rather than one higher-density memory device, 45 certain embodiments described herein provide the advantage of using lower-cost, lower-density memory devices to build "next-generation" higher-density memory modules. Certain embodiments advantageously allow the use of lower-cost readily-available 512-Mb DDR-2 SDRAM devices to 50 replace more expensive 1-Gb DDR-2 SDRAM devices. Certain embodiments advantageously reduce the total cost of the resultant memory module.

FIG. 11A schematically illustrates an exemplary memory module 10 which doubles number of ranks in accordance 55 with certain embodiments described herein. The memory module 10 has a first plurality of memory locations with a first memory density. The memory module 10 comprises a plurality of substantially identical memory devices 30 configured as a first rank 32a, a second rank 32b, a third rank 60 32 c, and a fourth rank 32 d. The memory module 10 further comprises a circuit 40 which receives a first set of address and command signals from a memory controller (not shown). The first set of address and command signals is compatible with a second plurality of memory locations 65 having a second memory density. The second memory density is substantially equal to one-half of the first memory

34

density. The circuit 40 translates the first set of address and command signals into a second set of address and command signals which is compatible with the first plurality of memory locations of the memory module 10 and which is transmitted to the first rank 32a, the second rank 32b, the third rank 32 c, and the fourth rank 32 d.

Each rank 32a, 32b, 32 c, 32 d of FIG. 11A has 9 memory devices 30. Other numbers of memory devices 30 in each of the ranks 32a, 32b, 32 c, 32 d are also compatible with embodiments described herein.

In the embodiment schematically illustrated by FIG. 11A, the memory module 10 has a width of 8 bytes (or 64 bits) and each of the memory devices 30 of FIG. 11A has a bit width of 8 bits. Because the memory module 10 has twice the number of 8-bit-wide ("x8") memory devices 30 as does a standard 8-byte-wide memory module, the memory module 10 has twice the density as does a standard 8-byte-wide memory module. For example, a 1-GB 128 M×8-byte memory module with 36 512-Mb 128 M×8-bit memory devices (arranged in four ranks) has twice the memory density as a 512-Mb 128 M×8-byte memory module with 18 512-Mb 128 M×8-bit memory devices (arranged in two

To access the additional memory density of the highdensity memory module 10, the two chip-select signals (CS_0, CS_1) are used with other address and command signals to gate a set of four gated CAS signals. For example, to access the additional ranks of four-rank 1-GB 128 M×8-byte DDR-1 DRAM memory module, the CS₀ and CS₁ signals along with the other address and command signals are used to gate the CAS signal appropriately, as schematically illustrated by FIG. 11A. FIG. 11B schematically illustrates an exemplary circuit 40 compatible with embodiments described herein. In certain embodiments, the circuit 40 comprises a programmable-logic device (PLD) 42 and four "OR" logic elements 52, 54, 56, 58 electrically coupled to corresponding ranks 32a, 32b, 32 c, 32 d of memory devices

In certain embodiments, the PLD 42 comprises an ASIC, the current A₁₂ column address. In this way, in certain 40 an FPGA, a custom-designed semiconductor device, or a CPLD. In certain embodiments, the PLD 42 and the four "OR" logic elements 52, 54, 56, 58 are discrete elements, while in other certain embodiments, they are integrated within a single integrated circuit. Persons skilled in the art can select an appropriate PLD 42 and appropriate "OR" logic elements 52, 54, 56, 58 in accordance with embodiments described herein.

> In the embodiment schematically illustrated by FIG. 11B, the PLD 42 transmits each of the four "enabled CAS" (ENCAS₀a, ENCAS₀b, ENCAS₁a, ENCAS₁b) signals to a corresponding one of the "OR" logic elements 52, 54, 56, **58**. The CAS signal is also transmitted to each of the four "OR" logic elements 52, 54, 56, 58. The CAS signal and the "enabled CAS" signals are "low" true signals. By selectively activating each of the four "enabled CAS" signals which are inputted into the four "OR" logic elements 52, 54, 56, 58, the PLD 42 is able to select which of the four ranks 32a, 32b, **32** *c*, **32** *d* is active.

> In certain embodiments, the PLD 42 uses sequential and combinatorial logic procedures to produce the gated CAS signals which are each transmitted to a corresponding one of the four ranks 32a, 32b, 32 c, 32 d. In certain other embodiments, the PLD 42 instead uses sequential and combinatorial logic procedures to produce four gated chip-select signals (e.g., CS₀a, CS₀b, CS₁a, and CS₁b) which are each transmitted to a corresponding one of the four ranks 32a, 32b, 32 c, 32 d.

35

Tied Data Strobe Signal Pins

For proper operation, the computer system advantageously recognizes a 1-GB memory module comprising 256-Mb memory devices with 64 M×4-bit configuration as a 1-GB memory module having 512-Mb memory devices with 64 M×8-bit configuration (e.g., as a 1-GB memory module with 128 M×8-byte configuration). This advantageous result is desirably achieved in certain embodiments by electrically connecting together two output signal pins (e.g., DQS or data strobe pins) of the two 256-Mb memory devices such that both output signal pins are concurrently active when the two memory devices are concurrently enabled. The DQS or data strobe is a bi-directional signal that is used during both read cycles and write cycles to validate or latch data. As used herein, the terms "tying together" or "tied together" refer to a configuration in which corresponding pins (e.g., DQS pins) of two memory devices are electrically connected together and are concurrently active when the two memory devices are concurrently 20 enabled (e.g., by a common chip-select or CS signal). Such a configuration is different from standard memory module configurations in which the output signal pins (e.g., DQS pins) of two memory devices are electrically coupled to the same source, but these pins are not concurrently active since 25 the memory devices are not concurrently enabled. However, a general guideline of memory module design warns against tying together two output signal pins in this way.

FIGS. **12** and **13** schematically illustrate a problem which may arise from tying together two output signal pins. FIG. **12** schematically illustrates an exemplary memory module **305** in which a first DQS pin **312** of a first memory device **310** is electrically connected to a second DQS pin **322** of a second memory device **320**. The two DQS pins **312**, **322** are both electrically connected to a memory controller **330**.

FIG. 13 is an exemplary timing diagram of the voltages applied to the two DQS pins 312, 322 due to non-simultaneous switching. As illustrated by FIG. 13, at time t₁, both the first DQS pin 312 and the second DQS pin 322 are high, 40 so no current flows between them. Similarly, at time t₄, both the first DQS pin 312 and the second DQS pin 322 are low, so no current flows between them. However, for times between approximately t2 and approximately t3, the first DQS pin 312 is low while the second DQS pin 322 is high. 45 Under such conditions, a current will flow between the two DQS pins 312, 322. This condition in which one DQS pin is low while the other DQS pin is high can occur for fractions of a second (e.g., 0.8 nanoseconds) during the dynamic random-access memory (DRAM) read cycle. During such 50 conditions, the current flowing between the two DQS pins 312, 322 can be substantial, resulting in heating of the memory devices 310, 320, and contributing to the degradation of reliability and eventual failure of these memory

A second problem may also arise from tying together two output signal pins. FIG. 14 schematically illustrates another exemplary memory module 305 in which a first DQS pin 312 of a first memory device 310 is electrically connected to a second DQS pin 322 of a second memory device 320. The 60 two DQS pins 312, 322 of FIG. 14 are both electrically connected to a memory controller (not shown). The DQ (data input/output) pin 314 of the first memory device 310 and the corresponding DQ pin 324 of the second memory device 320 are each electrically connected to the memory controller by the DQ bus (not shown). Typically, each memory device 310, 320 will have a plurality of DQ pins

36

(e.g., eight DQ pins per memory device), but for simplicity, FIG. 14 only shows one DQ pin for each memory device 310, 320.

Each of the memory devices 310, 320 of FIG. 14 utilizes a respective on-die termination or "ODT" circuit 332, 334 which has termination resistors (e.g., 75 ohms) internal to the memory devices 310, 320 to provide signal termination. Each memory device 310, 320 has a corresponding ODT signal pin 362, 364 which is electrically connected to the memory controller via an ODT bus 340. The ODT signal pin 362 of the first memory device 310 receives a signal from the ODT bus 340 and provides the signal to the ODT circuit 332 of the first memory device 310. The ODT circuit 332 responds to the signal by selectively enabling or disabling the internal termination resistors 352, 356 of the first memory device 310. This behavior is shown schematically in FIG. 14 by the switches 342, 344 which are either closed (dash-dot line) or opened (solid line). The ODT signal pin 364 of the second memory device 320 receives a signal from the ODT bus 340 and provides the signal to the ODT circuit 334 of the second memory device 320. The ODT circuit 334 responds to the signal by selectively enabling or disabling the internal termination resistors 354, 358 of the second memory device 320. This behavior is shown schematically in FIG. 14 by the switches 346, 348 which are either closed (dash-dot line) or opened (solid line). The switches 342, 344, 346, 348 of FIG. 14 are schematic representations of the operation of the ODT circuits 332, 334, and do not signify that the ODT circuits 332, 334 necessarily include mechanical switches.

Examples of memory devices 310, 320 which include such ODT circuits 332, 334 include, but are not limited to, DDR2 memory devices. Such memory devices are configured to selectively enable or disable the termination of the memory device in this way in response to signals applied to the ODT signal pin of the memory device. For example, when the ODT signal pin 362 of the first memory device 310 is pulled high, the termination resistors 352, 356 of the first memory device 310 are enabled. When the ODT signal pin 362 of the first memory device 310 is pulled low (e.g., grounded), the termination resistors 352, 356 of the first memory device 310 are disabled. By selectively disabling the termination resistors of an active memory device, while leaving the termination resistors of inactive memory devices enabled, such configurations advantageously preserve signal strength on the active memory device while continuing to eliminate signal reflections at the bus-die interface of the inactive memory devices.

In certain configurations, as schematically illustrated by FIG. 14, the DQS pins 312, 322 of each memory device 310, 320 are selectively connected to a voltage VTT through a corresponding termination resistor 352, 354 internal to the corresponding memory device 310, 320. Similarly, in certain configurations, as schematically illustrated by FIG. 14, the DQ pins 314, 324 are selectively connected to a voltage VTT through a corresponding termination resistor 356, 358 internal to the corresponding memory device 310, 320. In certain configurations, rather than being connected to a voltage VTT, the DQ pins 314, 324 and/or the DQS pins 312, 322 are selectively connected to ground through the corresponding termination resistors 352, 354, 356, 358. The resistances of the internal termination resistors 352, 354, 356, 358 are selected to clamp the voltages so as to reduce the signal reflections from the corresponding pins. In the configuration schematically illustrated by FIG. 14, each internal termination resistor 352, 354, 356, 358 has a resistance of approximately 75 ohms.

37

When connecting the first memory device 310 and, the second memory device 320 together to form a double word width, both the first memory device 310 and the second memory device 320 are enabled at the same time (e.g., by a common CS signal). Connecting the first memory device 310 and the second memory device 320 by tying the DQS pins 312, 322 together, as shown in FIG. 14, results in a reduced effective termination resistance for the DQS pins 312, 322. For example, for the exemplary configuration of FIG. 14, the effective termination resistance for the DQS pins 312, 322 is approximately 37.5 ohms, which is one-half the desired ODT resistance (for 75-ohm internal termination resistors) to reduce signal reflections since the internal termination resistors 352, 354 of the two memory devices 310, 320 are connected in parallel. This reduction in the 15 termination resistance can result in signal reflections causing the memory device to malfunction.

FIG. 15 schematically illustrates an exemplary memory module 400 in accordance with certain embodiments described herein. The memory module 400 comprises a first 20 memory device 410 having a first data strobe (DQS) pin 412 and a second memory device 420 having a second data strobe (DQS) pin 422. The memory module 400 further comprises a first resistor 430 electrically coupled to the first DQS pin 412. The memory module 400 further comprises a 25 second resistor 440 electrically coupled to the second DQS pin 422 and to the first resistor 430. The first DQS pin 412 is electrically coupled to the second DQS pin 422 through the first resistor 430 and through the second resistor 440.

In certain embodiments, the memory module 400 is a 30 1-GB unbuffered Double Data Rate (DDR) Synchronous Dynamic RAM (SDRAM) high-density dual in-line memory module (DIMM). FIGS. 16A and 16B schematically illustrate a first side 462 and a second side 464, respectively, of such a memory module 400 with eighteen 64 35 M×4-bit, DDR-1 SDRAM FBGA memory devices on each side of a 184-pin glass-epoxy printed circuit board (PCB) 460. In certain embodiments, the memory module 400 further comprises a phase-lock-loop (PLL) clock driver 470, an EEPROM for serial-presence detect (SPD) data 480, and 40 decoupling capacitors (not shown) mounted on the PCB in parallel to suppress switching noise on VDD and VDDQ power supply for DDR-1 SDRAM. By using synchronous design, such memory modules 400 allow precise control of data transfer between the memory module 400 and the 45 system controller. Data transfer can take place on both edges of the DOS signal at various operating frequencies and programming latencies. Therefore, certain such memory modules 400 are suitable for a variety of high-performance system applications.

In certain embodiments, the memory module **400** comprises a plurality of memory devices configured in pairs, each pair having a first memory device **410** and a second memory device **420**. For example, in certain embodiments, a 128 M×72-bit DDR SDRAM high-density memory module **400** comprises thirty-six 64 M×4-bit DDR-1 SDRAM integrated circuits in FBGA packages configured in eighteen pairs. The first memory device **410** of each pair has the first DQS pin **412** electrically coupled to the second DQS pin **422** of the second memory device **420** of the pair. In addition, the first DQS pin **412** and the second DQS pin **422** are concurrently active when the first memory device **410** and the second memory device **420** are concurrently enabled.

In certain embodiments, the first resistor 430 and the second resistor 440 each has a resistance advantageously selected to reduce the current flow between the first DQS pin 412 and the second DQS pin 422 while allowing signals to

38

propagate between the memory controller and the DOS pins 412, 422. In certain embodiments, each of the first resistor 430 and the second resistor 440 has a resistance in a range between approximately 5 ohms and approximately 50 ohms. For example, in certain embodiments, each of the first resistor 430 and the second resistor 440 has a resistance of approximately 22 ohms. Other resistance values for the first resistor 430 and the second resistor 440 are also compatible with embodiments described herein. In certain embodiments, the first resistor 430 comprises a single resistor, while in other embodiments, the first resistor 430 comprises a plurality of resistors electrically coupled together in series and/or in parallel. Similarly, in certain embodiments, the second resistor 440 comprises a single resistor, while in other embodiments, the second resistor 440 comprises a plurality of resistors electrically coupled together in series and/or in parallel.

FIGS. 17A and 17B schematically illustrate an exemplary embodiment of a memory module 400 in which the first resistor 430 and the second resistor 440 are used to reduce the current flow between the first DQS pin 412 and the second DQS pin 422. As schematically illustrated by FIG. 17A, the memory module 400 is part of a computer system 500 having a memory controller 510. The first resistor 430 has a resistance of approximately 22 ohms and the second resistor 440 has a resistance of approximately 22 ohms. The first resistor 430 and the second resistor 440 are electrically coupled in parallel to the memory controller 510 through a signal line 520 having a resistance of approximately 25 ohms. The first resistor 430 and the second resistor 440 are also electrically coupled in parallel to a source of a fixed termination voltage (identified by VTT in FIGS. 17A and 17B) by a signal line 540 having a resistance of approximately 47 ohms. Such an embodiment can advantageously be used to allow two memory devices having lower bit widths (e.g., 4-bit) to behave as a single virtual memory device having a higher bit width (e.g., 8-bit).

FIG. 17B schematically illustrates exemplary current-limiting resistors 430, 440 in conjunction with the impedances of the memory devices 410, 420. During an exemplary portion of a data read operation, the memory controller 510 is in a high-impedance condition, the first memory device 410 drives the first DQS pin 412 high (e.g., 2.7 volts), and the second memory device 420 drives the second DQS pin 422 low (e.g., 0 volts). The amount of time for which this condition occurs is approximated by the time between t₂ and t₃ of FIG. 13, which in certain embodiments is approximately twice the tDQSQ (data strobe edge to output data edge skew time, e.g., approximately 0.8 nanoseconds). At least a portion of this time in certain embodiments is caused by simultaneous switching output (SSO) effects.

In certain embodiments, as schematically illustrated by FIG. 17B, the DQS driver of the first memory device 410 has a driver impedance R_1 of approximately 17 ohms, and the DQS driver of the second memory device 420 has a driver impedance R_4 of approximately 17 ohms. Because the upper network of the first memory device 410 and the first resistor 430 (with a resistance R_2 of approximately 22 ohms) is approximately equal to the lower network of the second memory device 420 and the second resistor 440 (with a resistance R_3 of approximately 22 ohms), the voltage at the midpoint is approximately 0.5*(2.7–0)=1.35 volts, which equals VTT, such that the current flow across the 47-ohm resistor of FIG. 17B is approximately zero.

The voltage at the second DQS pin 422 in FIG. 17B is given by V_{DQS2} =2.7*R₄/(R₁+R₂+R₃+R₄)=0.59 volts and the current flowing through the second DQS pin 422 is given by

39

 I_{DQS2} =0.59/R₄=34 milliamps. The power dissipation in the DQS driver of the second memory device **420** is thus P_{DQS2} =34 mA*0.59 V=20 milliwatts. In contrast, without the first resistor **430** and the second resistor **440**, only the 17-ohm impedances of the two memory devices **410**, **420** swould limit the current flow between the two DQS pins **412**, **422**, and the power dissipation in the DQS driver of the second memory device **420** would be approximately 107 milliwatts. Therefore, the first resistor **430** and the second resistor **440** of FIGS. **17**A and **17**B advantageously limit the current flowing between the two memory devices during the time that the DQS pin of one memory device is driven high and the DQS pin of the other memory device is driven low.

In certain embodiments in which there is overshoot or undershoot of the voltages, the amount of current flow can 15 be higher than those expected for nominal voltage values. Therefore, in certain embodiments, the resistances of the first resistor **430** and the second resistor **440** are advantageously selected to account for such overshoot/undershoot of voltages.

For certain such embodiments in which the voltage at the second DQS pin 422 is V_{DQS2} =0.59 volts and the duration of the overdrive condition is approximately 0.8 nanoseconds at maximum, the total surge is approximately 0.59 V*1.2 ns=0.3 V-ns. For comparison, the JEDEC standard for 25 overshoot/undershoot is 2.4 V-ns, so certain embodiments described herein advantageously keep the total surge within predetermined standards (e.g., JEDEC standards).

FIG. 18 schematically illustrates another exemplary memory module 600 compatible with certain embodiments 30 described herein. The memory module 600 comprises a termination bus 605. The memory module 600 further comprises a first memory device 610 having a first data strobe pin 612, a first termination signal pin 614 electrically coupled to the termination bus 605, a first termination circuit 35 616, and at least one data pin 618. The first termination circuit 616 selectively electrically terminating the first data strobe pin 612 and the first data pin 618 in response to a first signal received by the first termination signal pin 614 from the termination bus 605. The memory module 600 further 40 comprises a second memory device 620 having a second data strobe pin 622 electrically coupled to the first data strobe pin 612, a second termination signal pin 624, a second termination circuit 626, and at least one data pin 628. The second termination signal pin 624 is electrically coupled to 45 a voltage, wherein the second termination circuit 626 is responsive to the voltage by not terminating the second data strobe pin 622 or the second data pin 628. The memory module 600 further comprises at least one termination assembly 630 having a third termination signal pin 634, a 50 third termination circuit 636, and at least one termination pin 638 electrically coupled to the data pin 628 of the second memory device 620. The third termination signal pin 634 is electrically coupled to the termination bus 605. The third termination circuit 636 selectively electrically terminates the 55 data pin 628 of the second memory device 620 through the termination pin 638 in response to a second signal received by the third termination signal pin 634 from the termination

FIG. 19 schematically illustrates a particular embodiment 60 of the memory module 600 schematically illustrated by FIG. 18. The memory module 600 comprises an on-die termination (ODT) bus 605. The memory module 600 comprises a first memory device 610 having a first data strobe (DQS) pin 612, a first ODT signal pin 614 electrically coupled to the 65 ODT bus 605, a first ODT circuit 616, and at least one data (DQ) pin 618. The first ODT circuit 616 selectively electri-

40

cally terminates the first DQS pin 612 and the DQ pin 618 of the first memory device 610 in response to an ODT signal received by the first ODT signal pin 614 from the ODT bus 605. This behavior of the first ODT circuit 616 is schematically illustrated in FIG. 14 by the switches 672, 676 which are selectively closed (dash-dot line) or opened (solid line).

The memory module 600 further comprises a second memory device 620 having a second DQS pin 622 electrically coupled to the first DQS pin 612, a second ODT signal pin 624, a second ODT circuit 626, and at least one DQ pin 628. The first DQS pin 612 and the second DQS pin 622 are concurrently active when the first memory device 610 and the second oDT signal pin 624 is electrically coupled to a voltage (e.g., ground), wherein the second ODT circuit 626 is responsive to the voltage by not terminating the second DQS pin 622 or the second DQ pin 624. This behavior of the second ODT circuit 626 is schematically illustrated in FIG. 14 by the switches 674, 678 which are opened.

The memory module 600 further comprises at least one termination assembly 630 having a third ODT signal pin 634 electrically coupled to the ODT bus 605, a third ODT circuit 636, and at least one termination pin 638 electrically coupled to the DQ pin 628 of the second memory device 620. The third ODT circuit 636 selectively electrically terminates the DQ pin 628 of the second memory device 620 through the termination pin 638 in response to an ODT signal received by the third ODT signal pin 634 from the ODT bus 605. This behavior of the third ODT circuit 636 is schematically illustrated in FIG. 19 by the switch 680 which is either closed (dash-dot line) or opened (solid line).

In certain embodiments, the termination assembly 630 comprises discrete electrical components which are surface-mounted or embedded on the printed-circuit board of the memory module 600. In certain other embodiments, the termination assembly 630 comprises an integrated circuit mounted on the printed-circuit board of the memory module 600. Persons skilled in the art can provide a termination assembly 630 in accordance with embodiments described herein

Certain embodiments of the memory module 600 schematically illustrated by FIG. 19 advantageously avoid the problem schematically illustrated by FIG. 12 of electrically connecting the internal termination resistances of the DQS pins of the two memory devices in parallel. As described above in relation to FIG. 14, FIGS. 18 and 19 only show one DO pin for each memory device for simplicity. Other embodiments have a plurality of DQ pins for each memory device. In certain embodiments, each of the first ODT circuit 616, the second ODT circuit 626, and the third ODT circuit 636 are responsive to a high voltage or signal level by enabling the corresponding termination resistors and are responsive to a low voltage or signal level (e.g., ground) by disabling the corresponding termination resistors. In other embodiments, each of the first ODT circuit 616, the second ODT circuit 626, and the third ODT circuit 636 are responsive to a high voltage or signal level by disabling the corresponding termination resistors and are responsive to a low voltage or signal level (e.g., ground) by enabling the corresponding termination resistors. Furthermore, the switches 672, 674, 676, 678, 680 of FIG. 18 are schematic representations of the enabling and disabling operation of the ODT circuits 616, 626, 636 and do not signify that the ODT circuits 616, 626, 636 necessarily include mechanical switches.

The first ODT signal pin 614 of the first memory device 610 receives an ODT signal from the ODT bus 605. In

41

response to this ODT signal, the first ODT circuit 616 selectively enables or disables the termination resistance for both the first DQS pin 612 and the DQ pin 618 of the first memory device 610. The second ODT signal pin 624 of the second memory device 620 is tied (e.g., directly hard-wired) 5 to the voltage (e.g., ground), thereby disabling the internal termination resistors 654, 658 on the second DQS pin 622 and the second DQ pin 628, respectively, of the second memory device 620 (schematically shown by open switches 674, 678 in FIG. 19). The second DQS pin 622 is electrically 10 coupled to the first DQS pin 612, so the termination resistance for both the first DQS pin 612 and the second DQS pin 622 is provided by the termination resistor 652 internal to the first memory device 510.

The termination resistor 656 of the DQ pin 618 of the first 15 memory device 610 is enabled or disabled by the ODT signal received by the first ODT signal pin 614 of the first memory device 610 from the ODT bus 605. The termination resistance of the DQ pin 628 of the second memory device **620** is enabled or disabled by the ODT signal received by the 20 third ODT signal pin 634 of the termination assembly 630 which is external to the second memory device 620. Thus, in certain embodiments, the first ODT signal pin 614 and the third ODT signal pin 634 receive the same ODT signal from the ODT bus 605, and the termination resistances for both 25 the first memory device 610 and the second memory device 620 are selectively enabled or disabled in response thereto when these memory devices are concurrently enabled. In this way, certain embodiments of the memory module 600 schematically illustrated by FIG. 19 provides external or 30 off-chip termination of the second memory device 620.

Certain embodiments of the memory module 600 schematically illustrated by FIG. 19 advantageously allow the use of two lower-cost readily-available 512-Mb DDR-2 SDRAM devices to provide the capabilities of a more 35 expensive 1-GB DDR-2 SDRAM device. Certain such embodiments advantageously reduce the total cost of the resultant memory module 600.

Certain embodiments described herein advantageously increase the memory capacity or memory density per 40 memory slot or socket on the system board of the computer system. Certain embodiments advantageously allow for higher memory capacity in systems with limited memory slots. Certain embodiments advantageously allow for flexibility in system board design by allowing the memory 45 module 10 to be used with computer systems designed for different numbers of ranks (e.g., either with computer systems designed for two-rank memory modules or with computer systems designed for four-rank memory modules). Certain embodiments advantageously provide lower costs of 50 board designs.

In certain embodiments, the memory density of a memory module is advantageously doubled by providing twice as many memory devices as would otherwise be provided. For example, pairs of lower-density memory devices can be 55 substituted for individual higher-density memory devices to reduce costs or to increase performance. As another example, twice the number of memory devices can be used to produce a higher-density memory configuration of the memory module. Each of these examples can be limited by 60 the number of chip select signals which are available from the memory controller or by the size of the memory devices. Certain embodiments described herein advantageously provide a logic mechanism to overcome such limitations.

Various embodiments of the present invention have been 65 described above. Although this invention has been described with reference to these specific embodiments, the descrip-

42

tions are intended to be illustrative of the invention and are not intended to be limiting. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention.

We claim:

1. A memory module operable in a computer system to communicate data with a memory controller of the computer system via a N-bit wide memory bus in response to read or write memory commands received from the memory controller, the memory bus including address and control signal lines and data signal lines, the memory module comprising:

a printed circuit board having a plurality of edge connections configured to be electrically coupled to a corresponding plurality of contacts of a module slot of the computer system;

logic coupled to the printed circuit board and configurable to receive a set of input address and control signals associated with a read or write memory command via the address and control signal lines and to output a set of registered address and control signals in response to the set of input address and control signals, the set of input address and control signals including a plurality of input chip select signals and other input address and control signals, the plurality of input chip select signals including one chip select signal having an active signal value and one or more other input chip select signals each having a non-active signal value, the set of registered address and control signals including a plurality of registered chip select signals corresponding to respective ones of the plurality of input chip select signals and other registered address and control signals corresponding to respective ones of the other input address and control signals, the plurality of registered chip select signals including one registered chip select signal having an active signal value and one or more other registered chip select signals each having a nonactive signal value, wherein the logic is further configurable to output data buffer control signals in response to the read or write memory command;

memory devices mounted on the printed circuit board and arranged in a plurality of N-bit wide ranks, wherein the plurality of N-bit wide ranks correspond to respective ones of the plurality of registered chip select signals such that each of the plurality of registered chip select signals is received by memory devices one respective N-bit wide rank of the plurality of N-bit-wide ranks, wherein one of the plurality of N-bit wide ranks including memory devices receiving the registered chip select signal having the active signal value and the other registered address and control signals is configured to receive or output a burst of N-bit wide data signals in response to the read or write command; and

circuitry coupled between the data signal lines in the N-bit wide memory bus and corresponding data pins of memory devices in each of the plurality of N-bit wide ranks, the circuitry being configurable to transfer the burst of N-bit wide data signals between the N-bit wide memory bus and the memory devices in the one of the plurality of N-bit wide ranks in response to the data buffer control signals and in accordance with an overall CAS latency of the memory module;

wherein data transfers through the circuitry are registered for an amount of time delay such that the overall CAS latency of the memory module is greater than an actual operational CAS latency of each of the memory devices.

43

- 2. The memory module of claim 1, wherein each of the memory devices has a corresponding load, and the circuitry is configured to isolate the loads of the memory devices from the memory bus.
- 3. The memory module of claim 1, wherein the burst of 5 N-bit wide data signals includes a set of consecutively transmitted data bits for each data signal line in the memory bus, and wherein the set of consecutively transmitted data bits are successively transferred through the circuitry in response to the data buffer control signals.
- **4.** The memory module of claim 1, wherein each of the memory devices is 4-bits wide, and wherein each of the plurality of ranks is 64-bits or 72-bits wide and includes 16 or 18 memory devices configured in pairs.
- **5**. The memory module of claim **1**, wherein the memory ¹⁵ devices are organized in four ranks and the set of input address and control signals include four chip select signals, one for each of the four ranks.
- **6**. The memory module of claim **1**, wherein the circuitry includes logic pipelines configurable to enable the data ²⁰ transfers between the memory devices and the memory bus through the circuitry.
- 7. The memory module of claim 1, wherein the logic is further configured to report the overall CAS latency to the memory controller in response to a mode register set command received from the memory controller.
- **8**. The memory module of claim **1**, wherein the memory module has a specified data rate, and wherein the burst of N-bit wide data signals are transferred between the one of the plurality of N-bit wide ranks and the memory controller ³⁰ at the specified data rate.
- 9. The memory module of claim 1, further comprising a phase locked loop clock driver configured to output a clock signal in response to one or more signals received from the

44

memory controller, wherein the predetermined amount of time delay is at least one clock cycle time delay.

- 10. The memory module of claim 9, wherein the memory devices are dynamic random access memory devices configured to operate synchronously with the clock signal, and wherein each memory device in the one of the plurality of N-bit wide ranks is configured to receive or output a respective set of bits of the burst of N-bit wide data signals on both edges of each of a respective set of data strobes.
- 11. The memory module of claim 1, wherein the circuitry includes data paths, and wherein the circuitry is configurable to enable the data paths in response to the data buffer control signals so that the burst of N-bit wide data signals are transferred via the data paths.
- 12. The memory module of claim 11, wherein the data paths are disabled when no data signals associated with any memory command are being transferred through the circuitry.
- 13. The memory module of claim 12, wherein each of the memory devices has a corresponding load, and the circuitry is configured to isolate the loads of the memory devices from the memory bus.
- 14. The memory module of claim 12, wherein the memory module has a specified data rate, and wherein the burst of N-bit wide data signals are transferred through the data paths at the specified data rate.
- 15. The memory module of claim 12, wherein the read or write command is a write memory command, wherein the burst of N-bit wide data signals include a respective series of write data bits received by the circuitry from a respective one of the data signal lines, and wherein the respective series of write data bits are successively transferred via a respective one of the data paths.

* * * * *